GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/bd82x6x/finalize: Use register name 

Use register name instead of hex values.

No functional change.

Change-Id: I08fc8435f29ab87a0534946b0e0c43231919785d
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/19545
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
This commit is contained in:
Patrick Rudolph 2017-05-03 17:50:00 +02:00 committed by Martin Roth
parent 5c31af8e1a
commit c368620d60
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/bd82x6x/finalize.c
View File

@ -60,10 +60,10 @@ void intel_pch_finalize_smm(void)
RCBA_AND_OR(8, 0x3420, ~0U, (1 << 7)); RCBA_AND_OR(8, 0x3420, ~0U, (1 << 7));
/* Global SMI Lock */ /* Global SMI Lock */
pci_or_config16(PCH_LPC_DEV, 0xa0, 1 << 4); pci_or_config16(PCH_LPC_DEV, GEN_PMCON_1, 1 << 4);
/* GEN_PMCON Lock */ /* GEN_PMCON Lock */
pci_or_config8(PCH_LPC_DEV, 0xa6, (1 << 1) | (1 << 2)); pci_or_config8(PCH_LPC_DEV, GEN_PMCON_LOCK, (1 << 1) | (1 << 2));
/* R/WO registers */ /* R/WO registers */
RCBA32(0x21a4) = RCBA32(0x21a4); RCBA32(0x21a4) = RCBA32(0x21a4);

1
src/southbridge/intel/bd82x6x/pch.h
View File

@ -140,6 +140,7 @@ early_usb_init (const struct southbridge_usb_port *portmap);
#define GEN_PMCON_1 0xa0 #define GEN_PMCON_1 0xa0
#define GEN_PMCON_2 0xa2 #define GEN_PMCON_2 0xa2
#define GEN_PMCON_3 0xa4 #define GEN_PMCON_3 0xa4
#define GEN_PMCON_LOCK 0xa6
#define ETR3 0xac #define ETR3 0xac
#define ETR3_CWORWRE (1 << 18) #define ETR3_CWORWRE (1 << 18)
#define ETR3_CF9GR (1 << 20) #define ETR3_CF9GR (1 << 20)