mb/google/octopus: Use correct chip for CNVi device
This change uses drivers/intel/wifi chip for CNVi device to ensure that: 1. Correct device name shows up in ACPI node 2. It is possible to pass any parameters from devicetree to wifi driver for SSDT generation. BUG=b:112371978 Change-Id: Ia49820dd4f9cf2e0a9ef14931fbddd8a723208c0 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/27968 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
19ab8139e8
commit
c3cbbe6a78
|
@ -112,7 +112,10 @@ chip soc/intel/apollolake
|
||||||
device pci 00.2 off end # - NPK
|
device pci 00.2 off end # - NPK
|
||||||
device pci 02.0 on end # - Gen
|
device pci 02.0 on end # - Gen
|
||||||
device pci 03.0 on end # - Iunit
|
device pci 03.0 on end # - Iunit
|
||||||
device pci 0c.0 on end # - CNVi
|
chip drivers/intel/wifi
|
||||||
|
register "wake" = "GPE0A_CNVI_PME_STS"
|
||||||
|
device pci 0c.0 on end # - CNVi
|
||||||
|
end
|
||||||
device pci 0d.0 on end # - P2SB
|
device pci 0d.0 on end # - P2SB
|
||||||
device pci 0d.1 on end # - PMC
|
device pci 0d.1 on end # - PMC
|
||||||
device pci 0d.2 on end # - Fast SPI
|
device pci 0d.2 on end # - Fast SPI
|
||||||
|
|
Loading…
Reference in New Issue