GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/kahlee: Init APU_BIOS_FLASH_WP_L GPIO to reset stage 

GPIO APU_BIOS_FLASH_WP_L is first read in ROM stage to determine the
state of the BIOS FLASH Write Protect signal at boot.
The result of this read accumulated in the vboot state that's passed on
to the upper layers of the stack.

Therefore this GPIO must be configured as a "reset stage" GPIO, not
a "RAM" stage GPIO.

BUG=b:79866233
TEST=firmware_WriteProtect

Change-Id: I1d96ab4bbfeaf9db9f74cf0c58cbab2104079bf7
Signed-off-by: Daniel Kurtz <djkurtz@chromium.org>
Reviewed-on: https://review.coreboot.org/26498
Reviewed-by: Martin Roth <martinroth@google.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Daniel Kurtz 2018-05-23 17:58:59 -06:00 committed by Patrick Georgi
parent 2df1c124c4
commit c3e7416b1b
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/mainboard/google/kahlee/variants/baseboard/gpio.c
View File

@ -58,6 +58,9 @@ static const struct soc_amd_gpio gpio_set_stage_reset_old[] = {
/* GPIO_92 - WLAN_PCIE_CLKREQ_3V3_ODL */ /* GPIO_92 - WLAN_PCIE_CLKREQ_3V3_ODL */
PAD_NF(GPIO_92, CLK_REQ0_L, PULL_UP), PAD_NF(GPIO_92, CLK_REQ0_L, PULL_UP),
/* GPIO_122 - APU_BIOS_FLASH_WP_L */
PAD_GPI(GPIO_122, PULL_NONE),
/* GPIO_131 - CONFIG_STRAP3 */ /* GPIO_131 - CONFIG_STRAP3 */
PAD_GPI(GPIO_131, PULL_NONE), PAD_GPI(GPIO_131, PULL_NONE),
@ -111,6 +114,9 @@ static const struct soc_amd_gpio gpio_set_stage_reset[] = {
/* GPIO_92 - WLAN_PCIE_CLKREQ_3V3_ODL */ /* GPIO_92 - WLAN_PCIE_CLKREQ_3V3_ODL */
PAD_NF(GPIO_92, CLK_REQ0_L, PULL_UP), PAD_NF(GPIO_92, CLK_REQ0_L, PULL_UP),
/* GPIO_122 - APU_BIOS_FLASH_WP_L */
PAD_GPI(GPIO_122, PULL_NONE),
/* GPIO_131 - CONFIG_STRAP3 */ /* GPIO_131 - CONFIG_STRAP3 */
PAD_GPI(GPIO_131, PULL_NONE), PAD_GPI(GPIO_131, PULL_NONE),
@ -251,9 +257,6 @@ static const struct soc_amd_gpio gpio_set_stage_ram_old[] = {
/* GPIO_119 - SPK_PA_EN */ /* GPIO_119 - SPK_PA_EN */
PAD_GPO(GPIO_119, HIGH), PAD_GPO(GPIO_119, HIGH),
/* GPIO_122 - APU_BIOS_FLASH_WP_L */
PAD_GPI(GPIO_122, PULL_NONE),
/* GPIO_126 - DMIC_CLK2_EN */ /* GPIO_126 - DMIC_CLK2_EN */
PAD_GPO(GPIO_126, HIGH), PAD_GPO(GPIO_126, HIGH),
@ -415,9 +418,6 @@ static const struct soc_amd_gpio gpio_set_stage_ram[] = {
/* GPIO_119 - SPK_PA_EN */ /* GPIO_119 - SPK_PA_EN */
PAD_GPO(GPIO_119, HIGH), PAD_GPO(GPIO_119, HIGH),
/* GPIO_122 - APU_BIOS_FLASH_WP_L */
PAD_GPI(GPIO_122, PULL_NONE),
/* GPIO_126 - DMIC_CLK2_EN */ /* GPIO_126 - DMIC_CLK2_EN */
PAD_GPO(GPIO_126, HIGH), PAD_GPO(GPIO_126, HIGH),