GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

fsp1_0: Update Kconfig for symbols not depending on FSP binary

Browse source 
There were several symbols that were inside the 'if HAVE_FSP_BIN' that
don't really depend on having the FSP binary.  In theory, we should be
able to build a coreboot rom and add the FSP binary later.  This doesn't
always work in practice, but this is a step in that direction.

This also fixes a Kconfig warning for Rangeley.

Change-Id: I327d8fe5231d7de25f2a74b8a193deb47e4c5ee1
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: http://review.coreboot.org/12461
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Martin Roth 2015-11-18 16:07:54 -07:00
parent 40d073c3c5
commit c5bb7bd957
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/drivers/intel/fsp1_0/Kconfig
View file

@ -41,6 +41,8 @@ config FSP_FILE
help help
The path and filename of the Intel FSP binary for this platform. The path and filename of the Intel FSP binary for this platform.
endif #HAVE_FSP_BIN
config FSP_LOC config FSP_LOC
hex "Intel FSP Binary location in CBFS" hex "Intel FSP Binary location in CBFS"
help help
@ -92,8 +94,6 @@ config VIRTUAL_ROM_SIZE
the SPI ROMs are loaded with an 8 MB coreboot image, the virtual ROM the SPI ROMs are loaded with an 8 MB coreboot image, the virtual ROM
size is 16 MB. size is 16 MB.
endif #HAVE_FSP_BIN
config CACHE_ROM_SIZE_OVERRIDE config CACHE_ROM_SIZE_OVERRIDE
hex "Cache ROM Size" hex "Cache ROM Size"
default CBFS_SIZE default CBFS_SIZE