GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/nissa/var/anraggar: Fix unrecogniz Type-C USB disk on depthcharge 

Due to TCPC0 & TCPC1 exchanged compare to Neried design,
but related USB2 Ports not exchanged, keep mainboard C port to conn0.

BUG=b:312998945
TEST=can boot from external Type-c USB disk

Change-Id: Ib8df4a256bd9cd1b2ca229b09d68f97babc8092e
Signed-off-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79372
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Weimin Wu 2023-12-06 23:06:15 +08:00 committed by Felix Held
parent 2eeec43379
commit c6fd32d131
1 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
src/mainboard/google/brya/variants/anraggar/overridetree.cb
View File

@ -56,7 +56,7 @@ chip soc/intel/alderlake
# motherboard to USBC connector # motherboard to USBC connector
register "tcss_aux_ori" = "4" register "tcss_aux_ori" = "4"
register "typec_aux_bias_pads[1]" = "{ register "typec_aux_bias_pads[0]" = "{
.pad_auxp_dc = GPP_E22, .pad_auxp_dc = GPP_E22,
.pad_auxn_dc = GPP_E23 .pad_auxn_dc = GPP_E23
}" }"
@ -366,8 +366,8 @@ chip soc/intel/alderlake
end end
device ref pch_espi on device ref pch_espi on
chip ec/google/chromeec chip ec/google/chromeec
use conn0 as mux_conn[1] use conn0 as mux_conn[0]
use conn1 as mux_conn[0] use conn1 as mux_conn[1]
device pnp 0c09.0 on end device pnp 0c09.0 on end
end end
end end
@ -375,13 +375,13 @@ chip soc/intel/alderlake
chip drivers/intel/pmc_mux chip drivers/intel/pmc_mux
device generic 0 on device generic 0 on
chip drivers/intel/pmc_mux/conn chip drivers/intel/pmc_mux/conn
use usb2_port2 as usb2_port use usb2_port1 as usb2_port
use tcss_usb3_port1 as usb3_port use tcss_usb3_port2 as usb3_port
device generic 0 alias conn0 on end device generic 0 alias conn0 on end
end end
chip drivers/intel/pmc_mux/conn chip drivers/intel/pmc_mux/conn
use usb2_port1 as usb2_port use usb2_port2 as usb2_port
use tcss_usb3_port2 as usb3_port use tcss_usb3_port1 as usb3_port
device generic 1 alias conn1 on end device generic 1 alias conn1 on end
end end
end end
@ -391,18 +391,18 @@ chip soc/intel/alderlake
chip drivers/usb/acpi chip drivers/usb/acpi
device ref tcss_root_hub on device ref tcss_root_hub on
chip drivers/usb/acpi chip drivers/usb/acpi
register "desc" = ""USB3 Type-C Port C0 (DB)"" register "desc" = ""USB3 Type-C Port C0 (MLB)""
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH" register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
register "use_custom_pld" = "true" register "use_custom_pld" = "true"
register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(2, 1))" register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
device ref tcss_usb3_port1 on end device ref tcss_usb3_port2 on end
end end
chip drivers/usb/acpi chip drivers/usb/acpi
register "desc" = ""USB3 Type-C Port C1 (MLB)"" register "desc" = ""USB3 Type-C Port C1 (DB)""
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH" register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
register "use_custom_pld" = "true" register "use_custom_pld" = "true"
register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(1, 1))" register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(2, 1))"
device ref tcss_usb3_port2 on end device ref tcss_usb3_port1 on end
end end
end end
end end