GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/sandybridge: Use consistent comment style 

Change-Id: Iacb1fb0a1309c3c23e670fee540514b6f546314a
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49066
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
Angel Pons 2021-01-03 16:47:09 +01:00
parent 42d033aeef
commit c728e257e4
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/northbridge/intel/sandybridge/raminit_common.c
View File

@ -430,7 +430,7 @@ void dram_memorymap(ramctr_timing *ctrl, int me_uma_size)
remaplimit = remapbase + MIN(4096, tom - me_uma_size) - toludbase - 1;
touudbase = remaplimit + 1;
} else {
// Reclaim not possible
/* Reclaim not possible */
reclaim = 0;
touudbase = tom - me_uma_size;
}
@ -752,11 +752,11 @@ static u32 encode_odt(u32 odt)
{
switch (odt) {
case 30:
return (1 << 9) | (1 << 2); // RZQ/8, RZQ/4
return (1 << 9) | (1 << 2); /* RZQ/8, RZQ/4 */
case 60:
return (1 << 2); // RZQ/4
return (1 << 2); /* RZQ/4 */
case 120:
return (1 << 6); // RZQ/2
return (1 << 6); /* RZQ/2 */
default:
case 0:
return 0;
@ -2827,8 +2827,8 @@ void final_registers(ramctr_timing *ctrl)
FOR_ALL_CHANNELS
MCHBAR32(PM_TRML_M_CONFIG_ch(channel)) = 0x00000aaa;
MCHBAR32(PM_BW_LIMIT_CONFIG) = 0x5f7003ff; // OK
MCHBAR32(PM_DLL_CONFIG) = 0x00073000 | ctrl->mdll_wake_delay; // OK
MCHBAR32(PM_BW_LIMIT_CONFIG) = 0x5f7003ff;
MCHBAR32(PM_DLL_CONFIG) = 0x00073000 | ctrl->mdll_wake_delay;
FOR_ALL_CHANNELS {
switch (ctrl->rankmap[channel]) {