GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/icelake: Disable HDA based on devicetree 

Change-Id: I28c2beca4bc26ddb896e68886571ebdc82276b48
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33933
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Subrata Banik 2019-07-01 10:21:11 +05:30
parent 24e52659a3
commit c796a8f238
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/intel/icelake/romstage/fsp_params.c
View File

@ -25,7 +25,7 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
const struct soc_intel_icelake_config *config) const struct soc_intel_icelake_config *config)
{ {
unsigned int i; unsigned int i;
const struct device *dev = pcidev_on_root(0, 0); const struct device *dev;
uint32_t mask = 0; uint32_t mask = 0;
/* Set IGD stolen size to 60MB. */ /* Set IGD stolen size to 60MB. */
@ -36,7 +36,9 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
m_cfg->UserBd = BOARD_TYPE_ULT_ULX; m_cfg->UserBd = BOARD_TYPE_ULT_ULX;
m_cfg->RMT = config->RMT; m_cfg->RMT = config->RMT;
m_cfg->SkipMbpHob = 1; m_cfg->SkipMbpHob = 1;
/* If Audio Codec is enabled, enable FSP UPD */ /* If Audio Codec is enabled, enable FSP UPD */
dev = pcidev_on_root(0x1f, 3);
if (!dev) if (!dev)
m_cfg->PchHdaEnable = 0; m_cfg->PchHdaEnable = 0;
else else