mb/google/nissa: Add and default to 16 MB layout
Future nissa devices will mostly use 16MB SPI flash. Add 16MB layout and make it default for nissa. BUG=b:202783191 TEST=build nissa and brya firmware, check they're still 32MB Signed-off-by: Kangheui Won <khwon@chromium.org> Change-Id: I04ae46d62d3e018610ca2533c186dda980bd67bc Reviewed-on: https://review.coreboot.org/c/coreboot/+/64716 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Reka Norman <rekanorman@chromium.org>
This commit is contained in:
parent
b3f91b7941
commit
c8c648f111
4 changed files with 59 additions and 2 deletions
|
@ -1,6 +1,5 @@
|
|||
config BOARD_GOOGLE_BRYA_COMMON
|
||||
def_bool n
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select DRIVERS_GENERIC_ALC1015
|
||||
select DRIVERS_GENERIC_GPIO_KEYS
|
||||
select DRIVERS_GENERIC_MAX98357A
|
||||
|
@ -41,6 +40,7 @@ config BOARD_GOOGLE_BRYA_COMMON
|
|||
config BOARD_GOOGLE_BASEBOARD_BRYA
|
||||
def_bool n
|
||||
select BOARD_GOOGLE_BRYA_COMMON
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select HAVE_SLP_S0_GATE
|
||||
select MEMORY_SOLDERDOWN if !BOARD_GOOGLE_BANSHEE
|
||||
select SOC_INTEL_ALDERLAKE_PCH_P
|
||||
|
@ -50,6 +50,7 @@ config BOARD_GOOGLE_BASEBOARD_BRYA
|
|||
config BOARD_GOOGLE_BASEBOARD_BRASK
|
||||
def_bool n
|
||||
select BOARD_GOOGLE_BRYA_COMMON
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select ENABLE_TCSS_DISPLAY_DETECTION if RUN_FSP_GOP
|
||||
select HAVE_SLP_S0_GATE
|
||||
select MEMORY_SODIMM
|
||||
|
@ -62,6 +63,7 @@ config BOARD_GOOGLE_BASEBOARD_BRASK
|
|||
config BOARD_GOOGLE_BASEBOARD_NISSA
|
||||
def_bool n
|
||||
select BOARD_GOOGLE_BRYA_COMMON
|
||||
select BOARD_ROMSIZE_KB_16384 if !BOARD_ROMSIZE_KB_32768
|
||||
select CHROMEOS_DRAM_PART_NUMBER_IN_CBI if CHROMEOS
|
||||
select MEMORY_SOLDERDOWN
|
||||
select SOC_INTEL_ALDERLAKE_PCH_N
|
||||
|
@ -132,7 +134,8 @@ config DRIVER_TPM_I2C_ADDR
|
|||
|
||||
config FMDFILE
|
||||
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/chromeos-serger.fmd" if BOARD_GOOGLE_BRASK
|
||||
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/chromeos-nissa.fmd" if BOARD_GOOGLE_BASEBOARD_NISSA
|
||||
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/chromeos-nissa-16MiB.fmd" if BOARD_GOOGLE_BASEBOARD_NISSA && BOARD_ROMSIZE_KB_16384
|
||||
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/chromeos-nissa-32MiB.fmd" if BOARD_GOOGLE_BASEBOARD_NISSA && BOARD_ROMSIZE_KB_32768
|
||||
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/chromeos.fmd"
|
||||
|
||||
config TPM_TIS_ACPI_INTERRUPT
|
||||
|
|
|
@ -86,6 +86,7 @@ config BOARD_GOOGLE_KANO
|
|||
config BOARD_GOOGLE_NIVVIKS
|
||||
bool "-> Nivviks"
|
||||
select BOARD_GOOGLE_BASEBOARD_NISSA
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select DRIVERS_GENERIC_GPIO_KEYS
|
||||
select DRIVERS_GENESYSLOGIC_GL9750
|
||||
select DRIVERS_INTEL_MIPI_CAMERA
|
||||
|
@ -95,6 +96,7 @@ config BOARD_GOOGLE_NEREID
|
|||
bool "-> Nereid"
|
||||
select ALDERLAKE_CONFIGURE_DESCRIPTOR
|
||||
select BOARD_GOOGLE_BASEBOARD_NISSA
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select DRIVERS_GENERIC_BAYHUB_LV2
|
||||
select DRIVERS_GENERIC_GPIO_KEYS
|
||||
|
||||
|
@ -204,6 +206,7 @@ config BOARD_GOOGLE_KINOX
|
|||
config BOARD_GOOGLE_CRAASK
|
||||
bool "-> Craask"
|
||||
select BOARD_GOOGLE_BASEBOARD_NISSA
|
||||
select BOARD_ROMSIZE_KB_32768
|
||||
select DRIVERS_GENERIC_GPIO_KEYS
|
||||
select DRIVERS_GENESYSLOGIC_GL9750
|
||||
select DRIVERS_INTEL_MIPI_CAMERA
|
||||
|
|
51
src/mainboard/google/brya/chromeos-nissa-16MiB.fmd
Normal file
51
src/mainboard/google/brya/chromeos-nissa-16MiB.fmd
Normal file
|
@ -0,0 +1,51 @@
|
|||
FLASH 16M {
|
||||
SI_ALL 3776K {
|
||||
SI_DESC 4K
|
||||
SI_ME {
|
||||
CSE_LAYOUT 8K
|
||||
CSE_RO 1360K
|
||||
CSE_DATA 420K
|
||||
# 64-KiB aligned to optimize RW erases during CSE update.
|
||||
CSE_RW 1984K
|
||||
}
|
||||
}
|
||||
SI_BIOS 12608K {
|
||||
RW_SECTION_A 3668K {
|
||||
VBLOCK_A 8K
|
||||
FW_MAIN_A(CBFS)
|
||||
RW_FWID_A 64
|
||||
ME_RW_A(CBFS) 1434K
|
||||
}
|
||||
RW_LEGACY(CBFS) 1M
|
||||
RW_MISC 152K {
|
||||
UNIFIED_MRC_CACHE(PRESERVE) 128K {
|
||||
RECOVERY_MRC_CACHE 64K
|
||||
RW_MRC_CACHE 64K
|
||||
}
|
||||
RW_ELOG(PRESERVE) 4K
|
||||
RW_SHARED 4K {
|
||||
SHARED_DATA 4K
|
||||
}
|
||||
RW_VPD(PRESERVE) 8K
|
||||
RW_NVRAM(PRESERVE) 8K
|
||||
}
|
||||
RW_SECTION_B 3668K {
|
||||
VBLOCK_B 8K
|
||||
FW_MAIN_B(CBFS)
|
||||
RW_FWID_B 64
|
||||
ME_RW_B(CBFS) 1434K
|
||||
}
|
||||
# Make WP_RO region align with SPI vendor
|
||||
# memory protected range specification.
|
||||
WP_RO 4M {
|
||||
RO_VPD(PRESERVE) 16K
|
||||
RO_GSCVD 8K
|
||||
RO_SECTION {
|
||||
FMAP 2K
|
||||
RO_FRID 64
|
||||
GBB@4K 12K
|
||||
COREBOOT(CBFS)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
Loading…
Reference in a new issue