GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/sarien/variants/sarien: Update GPIO H3 for DVT1 

Follow b:123461432#5 to update GPIO H3(CNVI_EN#) for DVT1.
Update setting GPIO H3 to output and low level.

BUG=b:123461432
TEST=Built and tested on sarien system

Change-Id: I6a56df9a7bf75f49133a646312ae5093c2652698
Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/31412
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
John Su 2019-02-14 17:24:17 +08:00 committed by Patrick Georgi
parent 0790030735
commit c94631718b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/google/sarien/variants/sarien/gpio.c
View File

@ -188,7 +188,7 @@ static const struct pad_config gpio_table[] = {
/* I2S2_SCLK */ PAD_NC(GPP_H0, NONE),
/* I2S2_SFRM */ PAD_CFG_NF(GPP_H1, NONE, DEEP, NF3), /* CNV_RF_RESET# */
/* I2S2_TXD */ PAD_CFG_NF(GPP_H2, NONE, DEEP, NF3), /* CLKREQ_CNV# */
/* I2S2_RXD */ PAD_CFG_GPI(GPP_H3, NONE, DEEP), /* CNVI_EN# */
/* I2S2_RXD */ PAD_CFG_GPO(GPP_H3, 0, DEEP), /* CNVI_EN# */
/* I2C2_SDA */ PAD_NC(GPP_H4, NONE), /* T388 */
/* I2C2_SCL */ PAD_NC(GPP_H5, NONE), /* T389 */
/* I2C3_SDA */ PAD_NC(GPP_H6, NONE), /* T378 */