nvidia/tegra132: we write tables in ramstage
So that's more precise than "anything non-pre-ram". Change-Id: I21db536a5ea704c4b087f57d0b761dd3fdf43e3e Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/10128 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
ccbcfd79ec
commit
c96ff45b7f
|
@ -146,7 +146,7 @@ void uart_tx_flush(int idx)
|
|||
tegra132_uart_tx_flush(uart_ptr);
|
||||
}
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
#if ENV_RAMSTAGE
|
||||
void uart_fill_lb(void *data)
|
||||
{
|
||||
struct lb_serial serial;
|
||||
|
|
Loading…
Reference in New Issue