GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/alderlake: Hook up CsPiStartHighinEct UPD 

This commit provides option for board to set CsPiStartHighinEct
FSP UPD using a new cs_pi_start_high_in_ect mb_cfg field.

BUG=b:279835630
BRANCH=none
TEST=CsPiStartHighinEct UPD is set properly

Change-Id: I7d0d5f3c782e29fb047ea421e1a5fdfc30bcc26d
Signed-off-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/76354
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Kane Chen 2023-05-08 14:25:10 +08:00 committed by Nick Vaccaro
parent ea025af4dc
commit caa8a20d87
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/intel/alderlake/include/soc/meminit.h
View File

@ -107,6 +107,10 @@ struct mb_cfg {
/* Enable/Disable TxDqDqs Retraining for Lp4/Lp5/DDR */ /* Enable/Disable TxDqDqs Retraining for Lp4/Lp5/DDR */
uint8_t LpDdrDqDqsReTraining; uint8_t LpDdrDqDqsReTraining;
/* Enable/Disable Cs Pi Start with High value in Ect */
uint8_t cs_pi_start_high_in_ect;
}; };
void memcfg_init(FSPM_UPD *memupd, const struct mb_cfg *mb_cfg, void memcfg_init(FSPM_UPD *memupd, const struct mb_cfg *mb_cfg,

3
src/soc/intel/alderlake/meminit.c
View File

@ -240,6 +240,9 @@ void memcfg_init(FSPM_UPD *memupd, const struct mb_cfg *mb_cfg,
bool dq_dqs_auto_detect = false; bool dq_dqs_auto_detect = false;
FSP_M_CONFIG *mem_cfg = &memupd->FspmConfig; FSP_M_CONFIG *mem_cfg = &memupd->FspmConfig;
#if CONFIG(SOC_INTEL_RAPTORLAKE)
mem_cfg->CsPiStartHighinEct = mb_cfg->cs_pi_start_high_in_ect;
#endif
mem_cfg->ECT = mb_cfg->ect; mem_cfg->ECT = mb_cfg->ect;
mem_cfg->UserBd = mb_cfg->UserBd; mem_cfg->UserBd = mb_cfg->UserBd;
set_rcomp_config(mem_cfg, mb_cfg); set_rcomp_config(mem_cfg, mb_cfg);