GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

kunimitsu: Fix incorrect comment format in devicetree.cb 

The devicetree.cb compiler can't handle C style /**/ comments,
they need to be shell-style #.  Due to a last minute formatting
change in my commit to enable USB ports this broke the kunimitsu
build.

BUG=chrome-os-partner:44662
BRANCH=none
TEST=emerge-kunimitsu coreboot

Change-Id: I7a77f0f51345f779fcae43338cdc078bc91bb51c
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 6454b377f865ec3d4e426fce3259f4df5d513ef5
Original-Change-Id: I19bde397018890db37257b55d0481e0c9f3a41f2
Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/296302
Original-Tested-by: Wenkai Du <wenkai.du@intel.com>
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/11554
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Duncan Laurie 2015-08-31 10:01:03 -07:00 committed by Patrick Georgi
parent 0d65df93f0
commit cae067f136
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
src/mainboard/intel/kunimitsu/devicetree.cb
View File

@ -15,17 +15,17 @@ chip soc/intel/skylake
[PchSerialIoIndexUart2] = PchSerialIoPci, \
}"
register "PortUsb20Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb20Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb20Enable[2]" = "1" /* Bluetooth */
register "PortUsb20Enable[4]" = "1" /* Type-A Port (card) */
register "PortUsb20Enable[6]" = "1" /* Camera */
register "PortUsb20Enable[8]" = "1" /* Type-A Port (board) */
register "PortUsb20Enable[0]" = "1" # Type-C Port 1
register "PortUsb20Enable[1]" = "1" # Type-C Port 2
register "PortUsb20Enable[2]" = "1" # Bluetooth
register "PortUsb20Enable[4]" = "1" # Type-A Port (card)
register "PortUsb20Enable[6]" = "1" # Camera
register "PortUsb20Enable[8]" = "1" # Type-A Port (board)
register "PortUsb30Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb30Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb30Enable[2]" = "1" /* Type-A Port (card) */
register "PortUsb30Enable[3]" = "1" /* Type-A Port (board) */
register "PortUsb30Enable[0]" = "1" # Type-C Port 1
register "PortUsb30Enable[1]" = "1" # Type-C Port 2
register "PortUsb30Enable[2]" = "1" # Type-A Port (card)
register "PortUsb30Enable[3]" = "1" # Type-A Port (board)
register "pirqa_routing" = "0x8b"
register "pirqb_routing" = "0x8a"