GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82371eb: Fix 16-bit read/write PCI_COMMAND register 

Change-Id: Icecda127a7229c1410c73a6fdd0898430f7eceb2
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40809
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS 2020-04-28 19:55:10 +02:00 committed by Patrick Georgi
parent 729c0695e5
commit cb4672885e
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/i82371eb/isa.c
View File

@ -27,9 +27,7 @@ static void isa_init(struct device *dev)
/* /*
* Enable special cycles, needed for soft poweroff. * Enable special cycles, needed for soft poweroff.
*/ */
reg32 = pci_read_config16(dev, PCI_COMMAND); pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_SPECIAL);
reg32 |= PCI_COMMAND_SPECIAL;
pci_write_config16(dev, PCI_COMMAND, reg32);
/* /*
* The PIIX4 can support the full ISA bus, or the Extended I/O (EIO) * The PIIX4 can support the full ISA bus, or the Extended I/O (EIO)