mb/google/guybrush: Add PCIe Reset GPIO69 to SD DXIO Descriptor
coreboot normally owns PCIe resets for all Cezanne based systems. However during S0i3 resume coreboot cannot intervene for S0 GPIOs (S5 carry over fine) so we needed an alternate way to de-assert this reset on guybrush. This change feeds in the given S0 reset GPIO (69 in this case) so that SMU may de-assert this reset on S0i3 resume. BUG=b:199780346 TEST=With latest FSP verify SD device trains each of 10 cycles Cq-Depend: chrome-internal:4157948 Change-Id: Ieee31651db30147fda84ee1aa31df7cb1c206356 Signed-off-by: Matt Papageorge <matthewpapa07@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58198 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
0367c47eb0
commit
cc2fa98c58
|
@ -34,6 +34,7 @@ static const fsp_dxio_descriptor guybrush_czn_pci_wwan_descriptors[] = {
|
||||||
.link_aspm_L1_2 = true,
|
.link_aspm_L1_2 = true,
|
||||||
.turn_off_unused_lanes = true,
|
.turn_off_unused_lanes = true,
|
||||||
.clk_req = CLK_REQ1,
|
.clk_req = CLK_REQ1,
|
||||||
|
.gpio_group_id = GPIO_69,
|
||||||
.port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122}
|
.port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122}
|
||||||
},
|
},
|
||||||
{ /* WWAN */
|
{ /* WWAN */
|
||||||
|
@ -116,6 +117,7 @@ static const fsp_dxio_descriptor guybrush_czn_dxio_descriptors[] = {
|
||||||
.link_aspm_L1_2 = true,
|
.link_aspm_L1_2 = true,
|
||||||
.turn_off_unused_lanes = true,
|
.turn_off_unused_lanes = true,
|
||||||
.clk_req = CLK_REQ1,
|
.clk_req = CLK_REQ1,
|
||||||
|
.gpio_group_id = GPIO_69,
|
||||||
.port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122}
|
.port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122}
|
||||||
},
|
},
|
||||||
{ /* WWAN */
|
{ /* WWAN */
|
||||||
|
|
Loading…
Reference in New Issue