exynos5-common: get rid of displayport trial code
This was a first pass at display port support, we have realized that it was ultimately a bad path. The display hardware is intimately tied into a specific cpu and mainboard combination, and the code has to be elsewhere. The devicetree formatting is ugly, but it matters not: it's changing soon. Change-Id: Iddce54f9e7219a7569315565fac65afbbe0edd29 Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Reviewed-on: http://review.coreboot.org/3029 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Ronald G. Minnich
Stefan Reinauer
parent
5f3754e66d
commit
ce801b55fa
|
|
@ -21,5 +21,3 @@ ramstage-y += gpio.c
|
||||||
ramstage-y += i2c.c
|
ramstage-y += i2c.c
|
||||||
ramstage-y += s5p-dp-reg.c
|
ramstage-y += s5p-dp-reg.c
|
||||||
ramstage-y += exynos-fb.c
|
ramstage-y += exynos-fb.c
|
||||||
|
|
||||||
subdirs-y += displayport
|
|
||||||
|
|
|
||||||
|
|
@ -1,2 +0,0 @@
|
||||||
config EXYNOS_DISPLAYPORT
|
|
||||||
bool
|
|
||||||
|
|
@ -1,2 +0,0 @@
|
||||||
ramstage-$(CONFIG_EXYNOS_DISPLAYPORT) += displayport.c
|
|
||||||
|
|
||||||
|
|
@ -1,40 +0,0 @@
|
||||||
/*
|
|
||||||
* This file is part of the coreboot project.
|
|
||||||
*
|
|
||||||
* Copyright 2013 Google Inc.
|
|
||||||
*
|
|
||||||
* This program is free software; you can redistribute it and/or modify
|
|
||||||
* it under the terms of the GNU General Public License as published by
|
|
||||||
* the Free Software Foundation; version 2 of the License.
|
|
||||||
*
|
|
||||||
* This program is distributed in the hope that it will be useful,
|
|
||||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
||||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
||||||
* GNU General Public License for more details.
|
|
||||||
*
|
|
||||||
* You should have received a copy of the GNU General Public License
|
|
||||||
* along with this program; if not, write to the Free Software
|
|
||||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
||||||
*/
|
|
||||||
|
|
||||||
#ifndef CPU_SAMSUNG_EXYNOS5_COMMON_DISPLAYPORT_H
|
|
||||||
#define CPU_SAMSUNG_EXYNOS5_COMMON_DISPLAYPORT_H
|
|
||||||
|
|
||||||
struct cpu_samsung_exynos5_common_displayport_config {
|
|
||||||
/* special magic numbers! */
|
|
||||||
int clkval_f;
|
|
||||||
int upper_margin;
|
|
||||||
int lower_margin;
|
|
||||||
int vsync;
|
|
||||||
int left_margin;
|
|
||||||
int right_margin;
|
|
||||||
int hsync;
|
|
||||||
|
|
||||||
int xres;
|
|
||||||
int yres;
|
|
||||||
int bpp;
|
|
||||||
|
|
||||||
u32 lcdbase;
|
|
||||||
};
|
|
||||||
|
|
||||||
#endif /* CPU_SAMSUNG_EXYNOS5-COMMON_DISPLAYPORT_H */
|
|
||||||
|
|
@ -1,107 +0,0 @@
|
||||||
/*
|
|
||||||
* This file is part of the coreboot project.
|
|
||||||
*
|
|
||||||
* Copyright 2013 Google Inc.
|
|
||||||
*
|
|
||||||
* This program is free software; you can redistribute it and/or modify
|
|
||||||
* it under the terms of the GNU General Public License as published by
|
|
||||||
* the Free Software Foundation; version 2 of the License.
|
|
||||||
*
|
|
||||||
* This program is distributed in the hope that it will be useful,
|
|
||||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
||||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
||||||
* GNU General Public License for more details.
|
|
||||||
*
|
|
||||||
* You should have received a copy of the GNU General Public License
|
|
||||||
* along with this program; if not, write to the Free Software
|
|
||||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <stdlib.h>
|
|
||||||
#include <string.h>
|
|
||||||
#include <delay.h>
|
|
||||||
#include <arch/io.h>
|
|
||||||
#include <device/device.h>
|
|
||||||
|
|
||||||
/* we distinguish a display port device from a raw graphics device because there are
|
|
||||||
* dramatic differences in startup depending on graphics usage. To make startup fast
|
|
||||||
* and easier to understand and debug we explicitly name this common case. The alternate
|
|
||||||
* approach, involving lots of machine and callbacks, is hard to debug and verify.
|
|
||||||
*/
|
|
||||||
static void exynos_displayport_init(void)
|
|
||||||
{
|
|
||||||
struct cpu_samsung_exynos5_common_displayport_config *conf = dev->chip_info;
|
|
||||||
/* put these on the stack. If, at some point, we want to move this code to a
|
|
||||||
* pre-ram stage, it will be much easier.
|
|
||||||
*/
|
|
||||||
vidinfo_t vi;
|
|
||||||
struct exynos5_fimd_panel panel;
|
|
||||||
void *lcdbase;
|
|
||||||
|
|
||||||
memset(vi, 0, sizeof(vi));
|
|
||||||
memset(panel, 0, sizeof(panel));
|
|
||||||
|
|
||||||
panel.is_dp = 1; /* Display I/F is eDP */
|
|
||||||
/* while it is true that we did a memset to zero,
|
|
||||||
* we leave some 'set to zero' entries here to make
|
|
||||||
* it clear what's going on. Graphics is confusing.
|
|
||||||
*/
|
|
||||||
panel.is_mipi = 0;
|
|
||||||
panel.fixvclk = 0;
|
|
||||||
panel.ivclk = 0;
|
|
||||||
panel.clkval_f = conf->clkval_f;
|
|
||||||
panel.upper_margin = conf->upper_margin;
|
|
||||||
panel.lower_margin = conf->lower_margin;
|
|
||||||
panel.vsync = conf->vsync;
|
|
||||||
panel.left_margin = conf->left_margin;
|
|
||||||
panel.right_margin = conf->right_margin;
|
|
||||||
panel.hsync = conf->hsync;
|
|
||||||
|
|
||||||
vi->vl_col = conf->xres;
|
|
||||||
vi->fl_row = conf->yres;
|
|
||||||
vi->vl_bpix = conf->bpp;
|
|
||||||
vi->cmap = cbmem_reserve(64*1024); /* The size is a magic number from hardware. */
|
|
||||||
|
|
||||||
lcdbase = conf->lcdbase;
|
|
||||||
printk(BIOS_DEBUG, "Initializing exynos VGA\n");
|
|
||||||
ret = lcd_ctrl_init(&vi, &panel, lcdbase);
|
|
||||||
#if 0
|
|
||||||
ret = board_dp_lcd_vdd(blob, &wait_ms);
|
|
||||||
ret = board_dp_bridge_setup(blob, &wait_ms);
|
|
||||||
while (tries < 5) {
|
|
||||||
ret = board_dp_bridge_init(blob, &wait_ms);
|
|
||||||
ret = board_dp_hotplug(blob, &wait_ms);
|
|
||||||
if (ret) {
|
|
||||||
ret = board_dp_bridge_reset(blob, &wait_ms);
|
|
||||||
continue;
|
|
||||||
}
|
|
||||||
ret = dp_controller_init(blob, &wait_ms);
|
|
||||||
ret = board_dp_backlight_vdd(blob, &wait_ms);
|
|
||||||
ret = board_dp_backlight_pwm(blob, &wait_ms);
|
|
||||||
ret = board_dp_backlight_en(blob, &wait_ms);
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
}
|
|
||||||
|
|
||||||
static void exynos_displayport_noop(device_t dummy)
|
|
||||||
{
|
|
||||||
}
|
|
||||||
|
|
||||||
static struct device_operations exynos_displayport_operations = {
|
|
||||||
.read_resources = exynos_displayport_noop,
|
|
||||||
.set_resources = exynos_displayport_noop,
|
|
||||||
.enable_resources = exynos_displayport_noop,
|
|
||||||
.init = exynos_displayport_init,
|
|
||||||
.scan_bus = exynos_displayport_noop,
|
|
||||||
};
|
|
||||||
|
|
||||||
static void exynos_displayport_enable(struct device *dev)
|
|
||||||
{
|
|
||||||
if (dev->link_list != NULL)
|
|
||||||
dev->ops = &exynos_displayport_operations;
|
|
||||||
}
|
|
||||||
|
|
||||||
struct chip_operations drivers_i2c_exynos_displayport_ops = {
|
|
||||||
CHIP_NAME("exynos displayport")
|
|
||||||
.enable_dev = exynos_displayport_enable;
|
|
||||||
};
|
|
||||||
|
|
@ -28,19 +28,5 @@ device domain 0 on
|
||||||
device i2c 6 on end # ?
|
device i2c 6 on end # ?
|
||||||
device i2c 9 on end # ?
|
device i2c 9 on end # ?
|
||||||
end
|
end
|
||||||
chip cpu/samsung/exynos5-common/displayport
|
|
||||||
register "xres" = "1366"
|
|
||||||
register "yres" = "768"
|
|
||||||
register "bpp" = "16"
|
|
||||||
# complex magic timing!
|
|
||||||
register "clkval_f" = "2"
|
|
||||||
register "upper_margin" = "14"
|
|
||||||
register "lower_margin" = "3"
|
|
||||||
register "vsync" = "5"
|
|
||||||
register "left_margin" = "80"
|
|
||||||
register "right_margin" = "48"
|
|
||||||
register "hsync" = "32"
|
|
||||||
register "lcdbase" = "0x10000000"
|
|
||||||
end
|
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue