GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

uart8250: Drop unused declarations 

Change-Id: Ie915ef9dbc45604bd5ca1b610acb12af634fdebe
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/5138
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Kyösti Mälkki 2014-02-04 20:28:23 +02:00
parent 2113099e49
commit d0281f15eb
4 changed files with 0 additions and 83 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/include/uart8250.h
View File

@ -111,9 +111,6 @@
#error Bad ttyS0 baud rate
#endif
/* Line Control Settings */
#define UART_LCS CONFIG_TTYS0_LCS
#if CONFIG_CONSOLE_SERIAL8250
unsigned char uart8250_rx_byte(unsigned base_port);
int uart8250_can_rx_byte(unsigned base_port);

16
src/mainboard/msi/ms9652_fam10/Kconfig
View File

@ -76,18 +76,6 @@ config RAMBASE
hex
default 0x200000
config TTYS0_BAUD
int
default 115200
config TTYS0_BASE
hex
default 0x3f8
config TTYS0_LCS
int
default 3
config DEFAULT_CONSOLE_LOGLEVEL
int
default 9
@ -96,10 +84,6 @@ config MAINBOARD_POWER_ON_AFTER_POWER_FAIL
bool
default y
config CONSOLE_SERIAL8250
bool
default y
config USBDEBUG
bool
default n

32
src/southbridge/amd/cimx/sb700/bootblock.c
View File

@ -20,38 +20,6 @@
#include <arch/io.h>
#if CONFIG_CONSOLE_POST
/* Data */
#define UART_RBR 0x00
#define UART_TBR 0x00
/* Control */
#define UART_IER 0x01
#define UART_IIR 0x02
#define UART_FCR 0x02
#define UART_LCR 0x03
#define UART_MCR 0x04
#define UART_DLL 0x00
#define UART_DLM 0x01
/* Status */
#define UART_LSR 0x05
#define UART_MSR 0x06
#define UART_SCR 0x07
#ifndef CONFIG_TTYS0_DIV
#if ((115200%CONFIG_TTYS0_BAUD) != 0)
#error Bad ttys0 baud rate
#endif
#define CONFIG_TTYS0_DIV (115200/CONFIG_TTYS0_BAUD)
#endif // CONFIG_TTYS0_DIV
#define UART_LCS CONFIG_TTYS0_LCS
#endif // CONFIG_CONSOLE_POST == 1
static void sb700_enable_rom(void)
{
u32 word;

32
src/southbridge/amd/cimx/sb900/bootblock.c
View File

@ -19,38 +19,6 @@
#include <arch/io.h>
#if CONFIG_CONSOLE_POST
/* Data */
#define UART_RBR 0x00
#define UART_TBR 0x00
/* Control */
#define UART_IER 0x01
#define UART_IIR 0x02
#define UART_FCR 0x02
#define UART_LCR 0x03
#define UART_MCR 0x04
#define UART_DLL 0x00
#define UART_DLM 0x01
/* Status */
#define UART_LSR 0x05
#define UART_MSR 0x06
#define UART_SCR 0x07
#ifndef CONFIG_TTYS0_DIV
#if ((115200%CONFIG_TTYS0_BAUD) != 0)
#error Bad ttys0 baud rate
#endif
#define CONFIG_TTYS0_DIV (115200/CONFIG_TTYS0_BAUD)
#endif // CONFIG_TTYS0_DIV
#define UART_LCS CONFIG_TTYS0_LCS
#endif // CONFIG_CONSOLE_POST == 1
static void sb900_enable_rom(void)
{
u32 word;