GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rk3288: Use timestamp region for pre-cbmem timestamps 

BUG=None
BRANCH=None
TEST=Compiles successfully for veyron_pinky

Original-Change-Id: I3862e9bf2c32085c921adae4c1dcdf88ff0f3ff3
Original-Signed-off-by: Furquan Shaikh <furquan@google.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/227243
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org>
Original-Tested-by: Furquan Shaikh <furquan@chromium.org>

(cherry picked from commit 0fabdbb05826160beb8ee8f89339b18a49e87ab8)
Signed-off-by: Marc Jones <marc.jones@se-eng.com>

Change-Id: I4504d29a43084d4bd406626899b25903200fa6d7
Reviewed-on: http://review.coreboot.org/10740
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
This commit is contained in:
Furquan Shaikh 2014-11-03 14:39:11 -08:00 committed by Patrick Georgi
parent 8e584aed2a
commit d17a8623a5
14 changed files with 71 additions and 209 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
src/mainboard/google/veyron_brain/romstage.c
View File

@ -79,13 +79,7 @@ static void configure_l2ctlr(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -93,13 +87,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -109,13 +102,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_danger/romstage.c
View File

@ -80,13 +80,7 @@ static void configure_l2ctlr(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -97,13 +91,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -113,13 +106,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_jerry/romstage.c
View File

@ -85,13 +85,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -102,13 +96,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -118,13 +111,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_mickey/romstage.c
View File

@ -79,13 +79,7 @@ static void configure_l2ctlr(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -93,13 +87,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -109,13 +102,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_mighty/romstage.c
View File

@ -85,13 +85,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -102,13 +96,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -118,13 +111,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_minnie/romstage.c
View File

@ -86,13 +86,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -103,13 +97,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -119,13 +112,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_pinky/romstage.c
View File

@ -93,13 +93,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -110,13 +104,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -126,13 +119,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_rialto/romstage.c
View File

@ -86,13 +86,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -103,13 +97,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -119,13 +112,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_romy/romstage.c
View File

@ -79,13 +79,7 @@ static void configure_l2ctlr(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -93,13 +87,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -109,13 +102,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_shark/romstage.c
View File

@ -86,13 +86,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -103,13 +97,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -119,13 +112,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

25
src/mainboard/google/veyron_speedy/romstage.c
View File

@ -86,13 +86,7 @@ static void sdmmc_power_off(void)
void main(void) void main(void)
{ {
#if CONFIG_COLLECT_TIMESTAMPS timestamp_add_now(TS_START_ROMSTAGE);
uint64_t start_romstage_time;
uint64_t before_dram_time;
uint64_t after_dram_time;
uint64_t base_time = timestamp_get();
start_romstage_time = timestamp_get();
#endif
console_init(); console_init();
configure_l2ctlr(); configure_l2ctlr();
@ -103,13 +97,12 @@ void main(void)
/* vdd_log 1200mv is enough for ddr run 666Mhz */ /* vdd_log 1200mv is enough for ddr run 666Mhz */
regulate_vdd_log(1200); regulate_vdd_log(1200);
#if CONFIG_COLLECT_TIMESTAMPS
before_dram_time = timestamp_get(); timestamp_add_now(TS_BEFORE_INITRAM);
#endif
sdram_init(get_sdram_config()); sdram_init(get_sdram_config());
#if CONFIG_COLLECT_TIMESTAMPS
after_dram_time = timestamp_get(); timestamp_add_now(TS_AFTER_INITRAM);
#endif
/* Now that DRAM is up, add mappings for it and DMA coherency buffer. */ /* Now that DRAM is up, add mappings for it and DMA coherency buffer. */
mmu_config_range((uintptr_t)_dram/MiB, mmu_config_range((uintptr_t)_dram/MiB,
@ -119,13 +112,7 @@ void main(void)
cbmem_initialize_empty(); cbmem_initialize_empty();
#if CONFIG_COLLECT_TIMESTAMPS
timestamp_init(base_time);
timestamp_add(TS_START_ROMSTAGE, start_romstage_time);
timestamp_add(TS_BEFORE_INITRAM, before_dram_time);
timestamp_add(TS_AFTER_INITRAM, after_dram_time);
timestamp_add_now(TS_END_ROMSTAGE); timestamp_add_now(TS_END_ROMSTAGE);
#endif
run_ramstage(); run_ramstage();
} }

1
src/soc/rockchip/rk3288/Kconfig
View File

@ -24,6 +24,7 @@ config SOC_ROCKCHIP_RK3288
select ARCH_VERSTAGE_ARMV7 select ARCH_VERSTAGE_ARMV7
select ARCH_ROMSTAGE_ARMV7 select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7 select ARCH_RAMSTAGE_ARMV7
select HAS_PRECBMEM_TIMESTAMP_REGION
select HAVE_MONOTONIC_TIMER select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY select GENERIC_UDELAY
select HAVE_UART_SPECIAL select HAVE_UART_SPECIAL

3
src/soc/rockchip/rk3288/bootblock.c
View File

@ -26,9 +26,12 @@
#include <soc/grf.h> #include <soc/grf.h>
#include <soc/timer.h> #include <soc/timer.h>
#include <symbols.h> #include <symbols.h>
#include <timestamp.h>
void bootblock_soc_init(void) void bootblock_soc_init(void)
{ {
timestamp_init(timestamp_get());
rkclk_init(); rkclk_init();
mmu_init(); mmu_init();

1
src/soc/rockchip/rk3288/include/soc/memlayout.ld
View File

@ -41,6 +41,7 @@ SECTIONS
OVERLAP_VERSTAGE_ROMSTAGE(0xFF70C800, 41K) OVERLAP_VERSTAGE_ROMSTAGE(0xFF70C800, 41K)
TTB_SUBTABLES(0xFF716C00, 1K) TTB_SUBTABLES(0xFF716C00, 1K)
PRERAM_CBFS_CACHE(0xFF717000, 1K) PRERAM_CBFS_CACHE(0xFF717000, 1K)
TIMESTAMP(0xFF717400, 0x180)
STACK(0xFF717580, 3K - 0x180) STACK(0xFF717580, 3K - 0x180)
SRAM_END(0xFF718000) SRAM_END(0xFF718000)