soc/amd/picasso,mb/{zork,mandolin}: Remove invalid UPWS variable
PMx0EE is not defined in the Picasso PPR. BUG=b:153001807, b:154756391 TEST=None Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: I98caf0cd2d0bdcf19de2b945dcf74f5cf7354769 Reviewed-on: https://review.coreboot.org/c/coreboot/+/43424 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
parent
b20a16ef4e
commit
d458358379
|
@ -23,7 +23,6 @@ Method(_PTS, 1) {
|
|||
/* DBGO("\n") */
|
||||
|
||||
Store(0, PEWD)
|
||||
Store(7, UPWS)
|
||||
} /* End Method(\_PTS) */
|
||||
|
||||
/*
|
||||
|
|
|
@ -23,7 +23,6 @@ Method(_PTS, 1) {
|
|||
/* DBGO("\n") */
|
||||
|
||||
Store(0, PEWD)
|
||||
Store(7, UPWS)
|
||||
} /* End Method(\_PTS) */
|
||||
|
||||
/*
|
||||
|
|
|
@ -74,8 +74,6 @@
|
|||
IndexField (PIOI, PIOD, ByteAcc, NoLock, Preserve) {
|
||||
Offset(0x60), /* AcpiPm1EvgBlk */
|
||||
P1EB, 16,
|
||||
Offset(0xee),
|
||||
UPWS, 3,
|
||||
}
|
||||
OperationRegion (P1E0, SystemIO, P1EB, 0x04)
|
||||
Field (P1E0, ByteAcc, Nolock, Preserve) {
|
||||
|
|
Loading…
Reference in New Issue