GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

automatically detect southbridge link. this should allow to get rid of most 

of the special resource maps spread over the opteron ports and make the code
more generic


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1277 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2003-11-10 14:34:46 +00:00
parent da754e0586
commit d4718ff415
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
src/northbridge/amd/amdk8/raminit.c
View File

@ -177,11 +177,26 @@
static void setup_resource_map(const unsigned int *register_values, int max) static void setup_resource_map(const unsigned int *register_values, int max)
{ {
int i; int i;
unsigned int amd8111_link_nr;
print_debug("setting up resource map....\r\n");
/*
* determine the HT link number the southbridge is connected to
* bits 8-9 of the Unit ID register
*/
amd8111_link_nr = (pci_read_config32(PCI_DEV(0, 0x18, 0), 0x64) & 0x00000300) >> 8;
print_debug(" AMD8111 southbridge is connected to HT link ");
print_debug_hex32(amd8111_link_nr);
print_debug("\r\n");
print_debug("setting up resource map....\r\n"); print_debug("setting up resource map....\r\n");
for(i = 0; i < max; i += 3) { for(i = 0; i < max; i += 3) {
device_t dev; device_t dev;
unsigned where; unsigned where;
unsigned long reg; unsigned long reg;
#if 0 #if 0
print_debug_hex32(register_values[i]); print_debug_hex32(register_values[i]);
print_debug(" <-"); print_debug(" <-");
@ -193,6 +208,19 @@ static void setup_resource_map(const unsigned int *register_values, int max)
reg = pci_read_config32(dev, where); reg = pci_read_config32(dev, where);
reg &= register_values[i+1]; reg &= register_values[i+1];
reg |= register_values[i+2]; reg |= register_values[i+2];
/*
* set correct HT link to the southbridge
* otherwise we cut of the acces to the flash we are from
*
*/
if (where == 0xBC)
reg |= amd8111_link_nr << 4;
if (where == 0xC4)
reg |= amd8111_link_nr << 4;
if (where == 0xE0)
reg |= amd8111_link_nr << 8;
pci_write_config32(dev, where, reg); pci_write_config32(dev, where, reg);
#if 0 #if 0
reg = pci_read_config32(register_values[i]); reg = pci_read_config32(register_values[i]);