GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix Kontron KT690 and clean up socket S1G1 boards accordingly. 

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5885 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2010-09-30 07:56:12 +00:00 committed by Stefan Reinauer
parent 011d0d86b0
commit d4d0a456d3
4 changed files with 22 additions and 38 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/cpu/amd/socket_S1G1/Kconfig
View File

@ -1,5 +1,10 @@
config CPU_AMD_SOCKET_S1G1 config CPU_AMD_SOCKET_S1G1
bool bool
if CPU_AMD_SOCKET_S1G1
config SOCKET_SPECIFIC_OPTIONS
def_bool y
select K8_REV_F_SUPPORT select K8_REV_F_SUPPORT
select K8_HT_FREQ_1G_SUPPORT select K8_HT_FREQ_1G_SUPPORT
select CPU_AMD_MODEL_FXX select CPU_AMD_MODEL_FXX
@ -7,11 +12,26 @@ config CPU_AMD_SOCKET_S1G1
config CPU_SOCKET_TYPE config CPU_SOCKET_TYPE
hex hex
default 0x12 default 0x12
depends on CPU_AMD_SOCKET_S1G1
#DDR2 and REG, S1G1 #DDR2 and REG, S1G1
config DIMM_SUPPORT config DIMM_SUPPORT
hex hex
default 0x0204 default 0x0204
depends on CPU_AMD_SOCKET_S1G1
config CPU_ADDR_BITS
int
default 40
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
endif

12
src/mainboard/amd/dbm690t/Kconfig
View File

@ -25,18 +25,6 @@ config MAINBOARD_DIR
string string
default amd/dbm690t default amd/dbm690t
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x0 default 0x0

12
src/mainboard/technexion/tim5690/Kconfig
View File

@ -26,18 +26,6 @@ config MAINBOARD_DIR
string string
default technexion/tim5690 default technexion/tim5690
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x0 default 0x0

12
src/mainboard/technexion/tim8690/Kconfig
View File

@ -25,18 +25,6 @@ config MAINBOARD_DIR
string string
default technexion/tim8690 default technexion/tim8690
config DCACHE_RAM_BASE
hex
default 0xc8000
config DCACHE_RAM_SIZE
hex
default 0x08000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x01000
config APIC_ID_OFFSET config APIC_ID_OFFSET
hex hex
default 0x0 default 0x0