falco: Force enable ASPM on PCIe Root Port 1
Boot on falco and look in /sys/firmware/log for the string "PCIe Root Port 1 ASPM is enabled" Change-Id: Ie2111e4bb70411aa697dc63c0c11f13fbe66c8d8 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/65315 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/4454 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
parent
249a03b080
commit
d538e8fb00
|
@ -74,6 +74,9 @@ chip northbridge/intel/haswell
|
||||||
register "sio_i2c0_voltage" = "0" # 3.3V
|
register "sio_i2c0_voltage" = "0" # 3.3V
|
||||||
register "sio_i2c1_voltage" = "0" # 3.3V
|
register "sio_i2c1_voltage" = "0" # 3.3V
|
||||||
|
|
||||||
|
# Force enable ASPM for PCIe Port 1
|
||||||
|
register "pcie_port_force_aspm" = "0x01"
|
||||||
|
|
||||||
# Disable PCIe CLKOUT 1-5 and CLKOUT_XDP
|
# Disable PCIe CLKOUT 1-5 and CLKOUT_XDP
|
||||||
register "icc_clock_disable" = "0x013e0000"
|
register "icc_clock_disable" = "0x013e0000"
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue