GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/amenia: Add GPIO changes to assert SLP_S0/Reset signal 

PMIC/PMU: Set the iosstates for PMIC to assert the reset
signal, PMU to assert SLP_S0 signal.

Change-Id: Iec2dd659ea21f07d0bfe74194756786375cf775c
Signed-off-by: Shankar, Vaibhav <vaibhav.shankar@intel.com>
Signed-off-by: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri@intel.com>
Reviewed-on: https://review.coreboot.org/15777
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Shankar, Vaibhav 2016-07-18 12:07:34 -07:00 committed by Aaron Durbin
parent 67d169721a
commit d5817c887e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/intel/amenia/gpio.h
View File

@ -120,7 +120,7 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(PMU_PLTRST_B, NONE, DEEP, NF1), /* PMU_PLTRST_N */
PAD_CFG_NF(PMU_PWRBTN_B, UP_20K, DEEP, NF1), /* PMU_PWRBTN_N */
PAD_CFG_NF(PMU_RESETBUTTON_B, NONE, DEEP, NF1), /* PMU_RSTBTN_N */
PAD_CFG_NF(PMU_SLP_S0_B, NONE, DEEP, NF1), /* PMU_SLP_S0_N */
PAD_CFG_NF_IOSSTATE(PMU_SLP_S0_B, NONE, DEEP, NF1, IGNORE), /* PMU_SLP_S0_N */
PAD_CFG_NF(PMU_SLP_S3_B, NONE, DEEP, NF1), /* PMU_SLP_S3_N */
PAD_CFG_NF(PMU_SLP_S4_B, NONE, DEEP, NF1), /* PMU_SLP_S4_N */
PAD_CFG_NF(PMU_SUSCLK, NONE, DEEP, NF1), /* PMU_SUSCLK */
@ -164,7 +164,7 @@ static const struct pad_config gpio_table[] = {
PAD_NC(PMC_SPI_CLK, DN_20K), /* PMC_SPI_CLK */
/* PMIC */
PAD_NC(PMIC_PWRGOOD, NONE), /* PMIC_PWRGOOD */
PAD_NC(PMIC_RESET_B, NONE), /* PMIC_RESET_B */
PAD_CFG_NF_IOSSTATE(PMIC_RESET_B, NATIVE, DEEP, NF1, IGNORE), /* PMIC_RESET_B */
PAD_NC(GPIO_213, NONE), /* PMIC_SDWN_B */
PAD_NC(GPIO_214, DN_20K), /* PMIC_BCUDISW2 */
PAD_NC(GPIO_215, DN_20K), /* PMIC_BCUDISCRIT */