GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix some wrong capitalizations, reformat comments, fix a typo. 

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5829 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2010-09-23 18:29:40 +00:00 committed by Stefan Reinauer
parent 06694a8952
commit d6b4f1cd0a
6 changed files with 25 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/boot/selfboot.c
View File

@ -175,7 +175,7 @@ static int valid_area(struct lb_memory *mem, unsigned long buffer,
break; break;
} }
if ((mtype == LB_MEM_TABLE) && (start < mend) && (end > mstart)) { if ((mtype == LB_MEM_TABLE) && (start < mend) && (end > mstart)) {
printk(BIOS_ERR, "Payload is overwriting Coreboot tables.\n"); printk(BIOS_ERR, "Payload is overwriting coreboot tables.\n");
break; break;
} }
} }

4
src/console/Kconfig
View File

@ -156,10 +156,10 @@ config CONSOLE_NE2K_DST_IP
config CONSOLE_NE2K_SRC_IP config CONSOLE_NE2K_SRC_IP
depends on CONSOLE_NE2K depends on CONSOLE_NE2K
string "IP adress of Coreboot system" string "IP address of coreboot system"
default "10.0.1.253" default "10.0.1.253"
help help
This is the IP of the Coreboot system This is the IP of the coreboot system
config CONSOLE_NE2K_IO_PORT config CONSOLE_NE2K_IO_PORT
depends on CONSOLE_NE2K depends on CONSOLE_NE2K

2
src/include/device/resource.h
View File

@ -20,7 +20,7 @@
* to the bus below. * to the bus below.
*/ */
#define IORESOURCE_BRIDGE 0x00080000 /* The IO resource has a bus below it. */ #define IORESOURCE_BRIDGE 0x00080000 /* The IO resource has a bus below it. */
#define IORESOURCE_RESERVE 0x10000000 /* The resource needs to be reserved in the Coreboot table */ #define IORESOURCE_RESERVE 0x10000000 /* The resource needs to be reserved in the coreboot table */
#define IORESOURCE_STORED 0x20000000 /* The IO resource assignment has been stored in the device */ #define IORESOURCE_STORED 0x20000000 /* The IO resource assignment has been stored in the device */
#define IORESOURCE_ASSIGNED 0x40000000 /* An IO resource that has been assigned a value */ #define IORESOURCE_ASSIGNED 0x40000000 /* An IO resource that has been assigned a value */
#define IORESOURCE_FIXED 0x80000000 /* An IO resource the allocator must not change */ #define IORESOURCE_FIXED 0x80000000 /* An IO resource the allocator must not change */

19
src/lib/lzma.c
View File

@ -1,14 +1,13 @@
/* /*
* coreboot interface to memory-saving variant of LZMA decoder
Coreboot interface to memory-saving variant of LZMA decoder *
* Copyright (C) 2006 Carl-Daniel Hailfinger
(C)opyright 2006 Carl-Daniel Hailfinger * Released under the GNU GPL v2 or later
Released under the GNU GPL v2 or later *
* Parts of this file are based on C/7zip/Compress/LZMA_C/LzmaTest.c from the LZMA
Parts of this file are based on C/7zip/Compress/LZMA_C/LzmaTest.c from the LZMA * SDK 4.42, which is written and distributed to public domain by Igor Pavlov.
SDK 4.42, which is written and distributed to public domain by Igor Pavlov. *
*/
*/
#include "lzmadecode.c" #include "lzmadecode.c"
#include <console/console.h> #include <console/console.h>

8
src/mainboard/via/epia-n/acpi/irq_links.asl
View File

@ -16,7 +16,7 @@
/* Status - always return ready */ /* Status - always return ready */
Method (_STA, 0, NotSerialized) Method (_STA, 0, NotSerialized)
{ {
/* See If Coreboot has allocated INTA# */ /* See if coreboot has allocated INTA# */
And (PIRA, 0xF0, Local0) And (PIRA, 0xF0, Local0)
If (LEqual (Local0, 0x00)) If (LEqual (Local0, 0x00))
{ {
@ -94,7 +94,7 @@
Name (_UID, 0x02) Name (_UID, 0x02)
Method (_STA, 0, NotSerialized) Method (_STA, 0, NotSerialized)
{ {
/* See If Coreboot has allocated INTB# */ /* See if coreboot has allocated INTB# */
And (PIBC, 0x0F, Local0) And (PIBC, 0x0F, Local0)
If (LEqual (Local0, 0x00)) If (LEqual (Local0, 0x00))
{ {
@ -172,7 +172,7 @@
Name (_UID, 0x03) Name (_UID, 0x03)
Method (_STA, 0, NotSerialized) Method (_STA, 0, NotSerialized)
{ {
/* See If Coreboot has allocated INTC# */ /* See if coreboot has allocated INTC# */
And (PIBC, 0xF0, Local0) And (PIBC, 0xF0, Local0)
If (LEqual (Local0, 0x00)) If (LEqual (Local0, 0x00))
{ {
@ -251,7 +251,7 @@ Device (LNKD)
Name (_UID, 0x04) Name (_UID, 0x04)
Method (_STA, 0, NotSerialized) Method (_STA, 0, NotSerialized)
{ {
/* See If Coreboot has allocated INTD# */ /* See if coreboot has allocated INTD# */
And (PIRD, 0xF0, Local0) And (PIRD, 0xF0, Local0)
If (LEqual (Local0, 0x00)) If (LEqual (Local0, 0x00))
{ {

15
src/mainboard/via/epia-n/acpi/pata_methods.asl
View File

@ -47,13 +47,14 @@ Name (TIM0, Package (0x07)
}) })
/* This method sets up the PATA Timing Control*/ /* This method sets up the PATA Timing Control.
/* Note that a lot of this is done in the */ * Note that a lot of this is done in the
/* Coreboot VT8237R Init code, but this is */ * coreboot VT8237R init code, but this is
/* already getting very cluttered with board */ * already getting very cluttered with board
/* specific code. Using ACPI will allow this */ * specific code. Using ACPI will allow this
/* to be de-cluttered a bit (so long as we're */ * to be de-cluttered a bit (so long as we're
/* running a ACPI Capable OS !!!) */ * running a ACPI capable OS!)
*/
Method (PMEX, 0, Serialized) Method (PMEX, 0, Serialized)
{ {