GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Change all occurences of NSC to nsc in the code. The next commit 

will then rename the src/superio/NSC directory to src/superio/nsc.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>




git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2472 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann 2006-10-24 23:00:42 +00:00
parent f327e655ce
commit d86417bfa3
43 changed files with 62 additions and 62 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
documentation/LinuxBIOS-AMD64.tex
View File

@ -724,7 +724,7 @@ the case, the \texttt{superio} section will be a subsection of the
Example:
\begin{verbatim}
superio NSC/pc87360 link 1
superio nsc/pc87360 link 1
pnp 2e.0
pnp 2e.1
pnp 2e.2

4
documentation/RFC/config.tex
View File

@ -58,7 +58,7 @@ default ::= 'default' ID '=' (``value'' | term)
# as they are specified. To attach a superio to a southbridge, for
# example, one would do this:
# southbridge acer/5432
# superio NSC/123
# superio nsc/123
# end
# end
# the tool generates static initializers for this hierarchy.
@ -234,7 +234,7 @@ end
southbridge amd/amd8111
end
#mainboardinit arch/i386/smp/secondary.inc
superio NSC/pc87360
superio nsc/pc87360
register "com1={1} com2={0} floppy=1 lpt=1 keyboard=1"
end
dir /pc80

2
src/mainboard/advantech/som_gx533c/auto.c
View File

@ -9,7 +9,7 @@
#include "pc80/serial.c"
#include "arch/i386/lib/console.c"
#include "ram/ramtest.c"
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/x86/bist.h"
#include "cpu/x86/msr.h"
#include <cpu/amd/gx2def.h>

2
src/mainboard/amd/quartet/Config.lb
View File

@ -137,7 +137,7 @@ chip northbridge/amd/amdk8/root_complex
device pci 1.0 on end
end
device pci 1.0 on
chip superio/NSC/pc87360
chip superio/nsc/pc87360
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/amd/quartet/auto.c
View File

@ -22,7 +22,7 @@
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/amd/solo/Config.lb
View File

@ -145,7 +145,7 @@ chip northbridge/amd/amdk8/root_complex
device pci 1.0 off end
end
device pci 1.0 on
chip superio/NSC/pc87360
chip superio/nsc/pc87360
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/amd/solo/auto.c
View File

@ -19,7 +19,7 @@
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/arima/hdama/Config.lb
View File

@ -228,7 +228,7 @@ chip northbridge/amd/amdk8/root_complex
end
# LPC bridge
device pci 1.0 on
chip superio/NSC/pc87360
chip superio/nsc/pc87360
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/arima/hdama/auto.c
View File

@ -18,7 +18,7 @@
#include "lib/delay.c"
#include "cpu/x86/lapic/boot_cpu.c"
#include "northbridge/amd/amdk8/reset_test.c"
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/bitworks/ims/auto.c
View File

@ -10,7 +10,7 @@
#include "arch/i386/lib/console.c"
#include "ram/ramtest.c"
#include "southbridge/intel/i82371eb/i82371eb_early_smbus.c"
#include "superio/NSC/pc87351/pc87351_early_serial.c"
#include "superio/nsc/pc87351/pc87351_early_serial.c"
#include "northbridge/intel/i440bx/raminit.h"
#include "cpu/x86/mtrr/earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/broadcom/blast/Config.lb
View File

@ -217,7 +217,7 @@ chip northbridge/amd/amdk8/root_complex
end
device pci 1.1 on end # IDE 0x0214
device pci 1.2 on # LPC 0x0234
chip superio/NSC/pc87417
chip superio/nsc/pc87417
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/broadcom/blast/cache_as_ram_auto.c
View File

@ -47,7 +47,7 @@ static void post_code(uint8_t value) {
#include "cpu/x86/lapic/boot_cpu.c"
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include "superio/NSC/pc87417/pc87417_early_serial.c"
#include "superio/nsc/pc87417/pc87417_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/dell/s1850/Config.lb
View File

@ -147,7 +147,7 @@ chip northbridge/intel/E7520 # mch
# -> ISA
device pci 1f.0 on
chip superio/NSC/pc8374
chip superio/nsc/pc8374
device pnp 2e.0 off end
device pnp 2e.1 off end
device pnp 2e.2 off end

2
src/mainboard/eaglelion/5bcm/Config.lb
View File

@ -130,7 +130,7 @@ chip northbridge/amd/gx1
device pci 0.0 on end
chip southbridge/amd/cs5530
device pci 12.0 on
chip superio/NSC/pc97317
chip superio/nsc/pc97317
device pnp 2e.0 on # Keyboard
io 0x60 = 0x60
io 0x62 = 0x64

2
src/mainboard/eaglelion/5bcm/auto.c
View File

@ -10,7 +10,7 @@
#include "arch/i386/lib/console.c"
#include "ram/ramtest.c"
//#include "southbridge/intel/i440bx/i440bx_early_smbus.c"
#include "superio/NSC/pc97317/pc97317_early_serial.c"
#include "superio/nsc/pc97317/pc97317_early_serial.c"
//#include "northbridge/intel/i440bx/raminit.h"
#include "cpu/x86/bist.h"

2
src/mainboard/ibm/e325/Config.lb
View File

@ -147,7 +147,7 @@ chip northbridge/amd/amdk8/root_complex
device pci 1.0 off end
end
device pci 1.0 on
chip superio/NSC/pc87366
chip superio/nsc/pc87366
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/ibm/e325/auto.c
View File

@ -21,7 +21,7 @@
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87366/pc87366_early_serial.c"
#include "superio/nsc/pc87366/pc87366_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/ibm/e326/Config.lb
View File

@ -157,7 +157,7 @@ chip northbridge/amd/amdk8/root_complex
end
end
device pci 1.0 on
chip superio/NSC/pc87366
chip superio/nsc/pc87366
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/ibm/e326/auto.c
View File

@ -21,7 +21,7 @@
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87366/pc87366_early_serial.c"
#include "superio/nsc/pc87366/pc87366_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/intel/jarrell/Config.lb
View File

@ -163,7 +163,7 @@ chip northbridge/intel/E7520
end
end
device pci 1f.0 on
chip superio/NSC/pc87427
chip superio/nsc/pc87427
device pnp 2e.0 off end
device pnp 2e.2 on
# io 0x60 = 0x2f8

4
src/mainboard/intel/jarrell/auto.c
View File

@ -12,14 +12,14 @@
#include "ram/ramtest.c"
#include "southbridge/intel/i82801er/i82801er_early_smbus.c"
#include "northbridge/intel/E7520/raminit.h"
#include "superio/NSC/pc87427/pc87427.h"
#include "superio/nsc/pc87427/pc87427.h"
#include "cpu/x86/lapic/boot_cpu.c"
#include "cpu/x86/mtrr/earlymtrr.c"
#include "watchdog.c"
#include "reset.c"
#include "power_reset_check.c"
#include "jarrell_fixups.c"
#include "superio/NSC/pc87427/pc87427_early_init.c"
#include "superio/nsc/pc87427/pc87427_early_init.c"
#include "northbridge/intel/E7520/memory_initialized.c"
#include "cpu/x86/bist.h"

2
src/mainboard/iwill/dk8x/auto.c
View File

@ -20,7 +20,7 @@
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/motorola/sandpointx3_altimus_mpc7410/Config.lb
View File

@ -14,7 +14,7 @@ chip northbridge/motorola/mpc107
device pci 0.0 on end
device pci b.0 on
chip southbridge/winbond/w83c553
chip superio/NSC/pc97307
chip superio/nsc/pc97307
device pnp 15c.0 on end # Kyeboard
device pnp 15c.1 on end # Mouse
device pnp 15c.2 on end # Real-time Clock

2
src/mainboard/newisys/khepri/Config.lb
View File

@ -148,7 +148,7 @@ chip northbridge/amd/amdk8/root_complex
device pci 1.0 on end
end
device pci 1.0 on
chip superio/NSC/pc87360
chip superio/nsc/pc87360
device pnp 2e.0 off # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6

2
src/mainboard/newisys/khepri/auto.c
View File

@ -19,7 +19,7 @@
#include "northbridge/amd/amdk8/reset_test.c"
#include "northbridge/amd/amdk8/debug.c"
#include <cpu/amd/model_fxx_rev.h>
#include "superio/NSC/pc87360/pc87360_early_serial.c"
#include "superio/nsc/pc87360/pc87360_early_serial.c"
#include "cpu/amd/mtrr/amd_earlymtrr.c"
#include "cpu/x86/bist.h"

2
src/mainboard/supermicro/x6dhe_g2/Config.lb
View File

@ -167,7 +167,7 @@ chip northbridge/intel/E7520 # MCH
device pci 1f.0 on # ISA bridge
chip superio/NSC/pc87427
chip superio/nsc/pc87427
device pnp 2e.0 off end
device pnp 2e.2 on
io 0x60 = 0x3f8

4
src/mainboard/supermicro/x6dhe_g2/auto.c
View File

@ -12,14 +12,14 @@
#include "ram/ramtest.c"
#include "southbridge/intel/i82801er/i82801er_early_smbus.c"
#include "northbridge/intel/E7520/raminit.h"
#include "superio/NSC/pc87427/pc87427.h"
#include "superio/nsc/pc87427/pc87427.h"
#include "cpu/x86/lapic/boot_cpu.c"
#include "cpu/x86/mtrr/earlymtrr.c"
#include "debug.c"
#include "watchdog.c"
#include "reset.c"
#include "x6dhe_g2_fixups.c"
#include "superio/NSC/pc87427/pc87427_early_init.c"
#include "superio/nsc/pc87427/pc87427_early_init.c"
#include "northbridge/intel/E7520/memory_initialized.c"
#include "cpu/x86/bist.h"

4
src/superio/NSC/pc8374/chip.h
View File

@ -1,10 +1,10 @@
struct chip_operations;
extern struct chip_operations superio_NSC_pc8374_ops;
extern struct chip_operations superio_nsc_pc8374_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc8374_config {
struct superio_nsc_pc8374_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc8374/superio.c
View File

@ -15,7 +15,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc8374_config *conf;
struct superio_nsc_pc8374_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -67,7 +67,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc8374_ops = {
struct chip_operations superio_nsc_pc8374_ops = {
CHIP_NAME("NSC 8374")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc87351/chip.h
View File

@ -1,10 +1,10 @@
struct chip_operations;
extern struct chip_operations superio_NSC_pc87351_ops;
extern struct chip_operations superio_nsc_pc87351_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc87351_config {
struct superio_nsc_pc87351_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc87351/superio.c
View File

@ -21,7 +21,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc87351_config *conf;
struct superio_nsc_pc87351_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -74,7 +74,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc87351_ops = {
struct chip_operations superio_nsc_pc87351_ops = {
CHIP_NAME("NSC 87351")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc87360/chip.h
View File

@ -1,10 +1,10 @@
struct chip_operations;
extern struct chip_operations superio_NSC_pc87360_ops;
extern struct chip_operations superio_nsc_pc87360_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc87360_config {
struct superio_nsc_pc87360_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc87360/superio.c
View File

@ -15,7 +15,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc87360_config *conf;
struct superio_nsc_pc87360_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -70,7 +70,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc87360_ops = {
struct chip_operations superio_nsc_pc87360_ops = {
CHIP_NAME("NSC 87360")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc87366/chip.h
View File

@ -1,9 +1,9 @@
extern struct chip_operations superio_NSC_pc87366_ops;
extern struct chip_operations superio_nsc_pc87366_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc87366_config {
struct superio_nsc_pc87366_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc87366/superio.c
View File

@ -15,7 +15,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc87366_config *conf;
struct superio_nsc_pc87366_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -70,7 +70,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc87366_ops = {
struct chip_operations superio_nsc_pc87366_ops = {
CHIP_NAME("NSC 87366")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc87417/chip.h
View File

@ -1,9 +1,9 @@
extern struct chip_operations superio_NSC_pc87417_ops;
extern struct chip_operations superio_nsc_pc87417_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc87417_config {
struct superio_nsc_pc87417_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc87417/superio.c
View File

@ -17,7 +17,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc87417_config *conf;
struct superio_nsc_pc87417_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -71,7 +71,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc87417_ops = {
struct chip_operations superio_nsc_pc87417_ops = {
CHIP_NAME("NSC pc87417")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc87427/chip.h
View File

@ -1,9 +1,9 @@
extern struct chip_operations superio_NSC_pc87427_ops;
extern struct chip_operations superio_nsc_pc87427_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc87427_config {
struct superio_nsc_pc87427_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc87427/superio.c
View File

@ -14,7 +14,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc87427_config *conf;
struct superio_nsc_pc87427_config *conf;
struct resource *res0, *res1;
/* Wishlist handle well known programming interfaces more
* generically.
@ -71,7 +71,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc87427_ops = {
struct chip_operations superio_nsc_pc87427_ops = {
CHIP_NAME("NSC 87427")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc97307/chip.h
View File

@ -8,12 +8,12 @@
#define PNP_DATA_REG 0x15D
#endif
extern struct chip_operations superio_NSC_pc97307_ops;
extern struct chip_operations superio_nsc_pc97307_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc97307_config {
struct superio_nsc_pc97307_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc97307/superio.c
View File

@ -10,7 +10,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc97307_config *conf;
struct superio_nsc_pc97307_config *conf;
struct resource *res0, *res1;
if (!dev->enabled) {
@ -82,7 +82,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc97307_ops = {
struct chip_operations superio_nsc_pc97307_ops = {
CHIP_NAME("NSC 97307")
.enable_dev = enable_dev,
};

4
src/superio/NSC/pc97317/chip.h
View File

@ -8,12 +8,12 @@
#define PNP_DATA_REG 0x15D
#endif
extern struct chip_operations superio_NSC_pc97317_ops;
extern struct chip_operations superio_nsc_pc97317_ops;
#include <pc80/keyboard.h>
#include <uart8250.h>
struct superio_NSC_pc97317_config {
struct superio_nsc_pc97317_config {
struct uart8250 com1, com2;
struct pc_keyboard keyboard;
};

4
src/superio/NSC/pc97317/superio.c
View File

@ -10,7 +10,7 @@
static void init(device_t dev)
{
struct superio_NSC_pc97317_config *conf;
struct superio_nsc_pc97317_config *conf;
struct resource *res0, *res1;
if (!dev->enabled) {
@ -84,7 +84,7 @@ static void enable_dev(struct device *dev)
sizeof(pnp_dev_info)/sizeof(pnp_dev_info[0]), pnp_dev_info);
}
struct chip_operations superio_NSC_pc97317_ops = {
struct chip_operations superio_nsc_pc97317_ops = {
CHIP_NAME("NSC 97317")
.enable_dev = enable_dev,
};