soc/amd/cezanne: Add support for C-state 3
These values match the majolica UEFI firmware. BUG=b:185787242, b:178728116, b:185921043 Signed-off-by: Jason Glenesk <jason.glenesk@amd.corp-partner.google.com> Signed-off-by: Raul E Rangel <rrangel@chromium.org> Change-Id: If107c7e836942eeba734c1634fa7f8555c3018b1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52526 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
parent
d77b97dc9a
commit
d8956f7994
|
@ -304,6 +304,19 @@ void generate_cpu_entries(const struct device *device)
|
||||||
.access_size = ACPI_ACCESS_SIZE_BYTE_ACCESS,
|
.access_size = ACPI_ACCESS_SIZE_BYTE_ACCESS,
|
||||||
},
|
},
|
||||||
},
|
},
|
||||||
|
[2] = {
|
||||||
|
.ctype = 3,
|
||||||
|
.latency = 350,
|
||||||
|
.power = 0,
|
||||||
|
.resource = {
|
||||||
|
.space_id = ACPI_ADDRESS_SPACE_IO,
|
||||||
|
.bit_width = 8,
|
||||||
|
.bit_offset = 0,
|
||||||
|
.addrl = cstate_base_address + 2,
|
||||||
|
.addrh = 0,
|
||||||
|
.access_size = ACPI_ACCESS_SIZE_BYTE_ACCESS,
|
||||||
|
},
|
||||||
|
},
|
||||||
};
|
};
|
||||||
|
|
||||||
threads_per_core = ((cpuid_ebx(CPUID_EBX_CORE_ID) & CPUID_EBX_THREADS_MASK)
|
threads_per_core = ((cpuid_ebx(CPUID_EBX_CORE_ID) & CPUID_EBX_THREADS_MASK)
|
||||||
|
|
Loading…
Reference in New Issue