GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

zork/var/ezkinil: Adjust USB2 phy si fine tune on DVT Board 

Adjust USB2 phy si setting fine tune on DVT for Ezkinil.

BRANCH=zork
BUG=b:156315391
TEST=Measuring scope timing and test usb detection

Signed-off-by: Lucas Chen <lucas.chen@quanta.corp-partner.google.com>
Change-Id: Id537b6e9a17f47481b6aedcea0c6a8474d993b6d
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47011
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Rob Barnes <robbarnes@google.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Lucas Chen 2020-10-30 14:11:26 +08:00 committed by Felix Held
parent ea4db9b8fb
commit d8c189b669
1 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
src/mainboard/google/zork/variants/ezkinil/overridetree.cb
View File

@ -29,6 +29,31 @@ chip soc/amd/picasso
.ports.xhci0_port3 = 1, .ports.xhci0_port3 = 1,
}" }"
#USB 2.0 strength
register "usb_2_port_tune_params[2]" = "{
.com_pds_tune = 0x05,
.sq_rx_tune = 0x3,
.tx_fsls_tune = 0x3,
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
.rx_vref_tune = 0x9,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"
register "usb_2_port_tune_params[3]" = "{
.com_pds_tune = 0x05,
.sq_rx_tune = 0x3,
.tx_fsls_tune = 0x3,
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
.rx_vref_tune = 0x9,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"
# Enable I2C2 for trackpad, touchscreen, pen at 400kHz # Enable I2C2 for trackpad, touchscreen, pen at 400kHz
register "i2c[2]" = "{ register "i2c[2]" = "{
.speed = I2C_SPEED_FAST, .speed = I2C_SPEED_FAST,