mb/google/brya/var/anahera: Disable PCH USB2 phy power gating

The patch disables PCH USB2 Phy power gating to fix display flicker

BUG=b:292403156
TEST=Verified on the defeat board

Change-Id: If0c0e655c5d32f39b90635bb3c1d13d8b6993b59
Signed-off-by: Wisley Chen <wisley.chen@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/76669
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
This commit is contained in:
Wisley Chen 2023-07-24 08:26:44 +06:00 committed by Felix Held
parent 8845cb0182
commit d8f669ef55
1 changed files with 5 additions and 0 deletions

View File

@ -23,6 +23,11 @@ fw_config
end end
chip soc/intel/alderlake chip soc/intel/alderlake
register "sagv" = "SaGv_Enabled" register "sagv" = "SaGv_Enabled"
# As per Intel Advisory doc#723158, the change is required to prevent possible
# display flickering issue.
register "usb2_phy_sus_pg_disable" = "1"
# Acoustic settings # Acoustic settings
register "acoustic_noise_mitigation" = "1" register "acoustic_noise_mitigation" = "1"
register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_8" register "slow_slew_rate[VR_DOMAIN_IA]" = "SLEW_FAST_8"