GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 ms 

Using REG_PCI_POLL32 to check if the LINK is active with 50ms timeout.

BRANCH=none
BUG=chromium:431169
TEST=Test on Enguarde, compile ok and boot OS

Change-Id: If98ab4e31d17ec4e62d68b93edcec6d9aee87367
Signed-off-by: Stefan Reinauer <reinauer@chromium.org>
Original-Commit-Id: cf692ae9aebb43ab46cb07d36b62b300b16be1dc
Original-Change-Id: I490e6ffa40979628edf52a7444808b6d25a6e83d
Original-Signed-off-by: Kevin Hsieh <kevin.hsieh@intel.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/231777
Original-Reviewed-by: Shawn Nematbakhsh <shawnn@chromium.org>
Reviewed-on: http://review.coreboot.org/9478
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Kevin Hsieh 2014-11-26 03:08:18 +08:00 committed by Stefan Reinauer
parent 47f112cf80
commit d946f5e61d
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/soc/intel/baytrail/pcie.c
View File

@ -230,6 +230,19 @@ static void byt_pcie_enable(device_t dev)
southcluster_enable_dev(dev); southcluster_enable_dev(dev);
} }
static unsigned int byt_pciexp_scan_bridge(device_t dev, unsigned int max)
{
static const struct reg_script wait_for_link_active[] = {
REG_PCI_POLL32(LCTL, (1 << 29) , (1 << 29), 50000),
REG_SCRIPT_END,
};
/* wait for Link Active with 50ms timeout */
reg_script_run_on_dev(dev, wait_for_link_active);
return do_pci_scan_bridge(dev, max, pciexp_scan_bus);
}
static void pcie_root_set_subsystem(device_t dev, unsigned vid, unsigned did) static void pcie_root_set_subsystem(device_t dev, unsigned vid, unsigned did)
{ {
uint32_t didvid = ((did & 0xffff) << 16) | (vid & 0xffff); uint32_t didvid = ((did & 0xffff) << 16) | (vid & 0xffff);
@ -248,7 +261,7 @@ static struct device_operations device_ops = {
.set_resources = pci_dev_set_resources, .set_resources = pci_dev_set_resources,
.enable_resources = pci_bus_enable_resources, .enable_resources = pci_bus_enable_resources,
.init = byt_pcie_init, .init = byt_pcie_init,
.scan_bus = pciexp_scan_bridge, .scan_bus = byt_pciexp_scan_bridge,
.enable = byt_pcie_enable, .enable = byt_pcie_enable,
.ops_pci = &pcie_root_ops, .ops_pci = &pcie_root_ops,
}; };