mb/intel/saddlebrook: Make use of the chipset devicetree
Use the references from the chipset devicetree as this makes the comments superfluous and remove devices which are turned off. Change-Id: Ic4043828baf43d14f7f2060fa3946e3a9e2008fc Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79038 Reviewed-by: Eric Lai <ericllai@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
500ab1c641
commit
dada017748
|
@ -198,51 +198,26 @@ chip soc/intel/skylake
|
||||||
|
|
||||||
device cpu_cluster 0 on end
|
device cpu_cluster 0 on end
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device pci 00.0 on end # Host Bridge
|
device ref igpu on end
|
||||||
device pci 02.0 on end # Integrated Graphics Device
|
device ref south_xhci on end
|
||||||
device pci 04.0 off end # SA thermal subsystem
|
device ref thermal on end
|
||||||
device pci 14.0 on end # USB xHCI
|
device ref i2c0 on end
|
||||||
device pci 14.1 off end # USB xDCI (OTG)
|
device ref i2c1 on end
|
||||||
device pci 14.2 on end # Thermal Subsystem
|
device ref i2c2 on end
|
||||||
device pci 15.0 on end # I2C #0
|
device ref i2c3 on end
|
||||||
device pci 15.1 on end # I2C #1
|
device ref heci1 on end
|
||||||
device pci 15.2 on end # I2C #2
|
device ref sata on end
|
||||||
device pci 15.3 on end # I2C #3
|
device ref uart2 on end
|
||||||
device pci 16.0 on end # Management Engine Interface 1
|
device ref i2c5 on end
|
||||||
device pci 16.1 off end # Management Engine Interface 2
|
device ref i2c4 on end
|
||||||
device pci 16.2 off end # Management Engine IDE-R
|
device ref pcie_rp1 on end
|
||||||
device pci 16.3 off end # Management Engine KT Redirection
|
device ref uart0 on end
|
||||||
device pci 16.4 off end # Management Engine Interface 3
|
device ref uart1 on end
|
||||||
device pci 17.0 on end # SATA
|
device ref gspi0 on end
|
||||||
device pci 19.0 on end # UART #2
|
device ref gspi1 on end
|
||||||
device pci 19.1 on end # I2C #5
|
device ref hda on end
|
||||||
device pci 19.2 on end # I2C #4
|
device ref smbus on end
|
||||||
device pci 1c.0 on end # PCI Express Port 1
|
device ref fast_spi on end
|
||||||
device pci 1c.1 off end # PCI Express Port 2
|
device ref gbe on end
|
||||||
device pci 1c.2 off end # PCI Express Port 3
|
|
||||||
device pci 1c.3 off end # PCI Express Port 4
|
|
||||||
device pci 1c.4 off end # PCI Express Port 5
|
|
||||||
device pci 1c.5 off end # PCI Express Port 6
|
|
||||||
device pci 1c.6 off end # PCI Express Port 7
|
|
||||||
device pci 1c.7 off end # PCI Express Port 8
|
|
||||||
device pci 1d.0 off end # PCI Express Port 9
|
|
||||||
device pci 1d.1 off end # PCI Express Port 10
|
|
||||||
device pci 1d.2 off end # PCI Express Port 11
|
|
||||||
device pci 1d.3 off end # PCI Express Port 12
|
|
||||||
device pci 1e.0 on end # UART #0
|
|
||||||
device pci 1e.1 on end # UART #1
|
|
||||||
device pci 1e.2 on end # GSPI #0
|
|
||||||
device pci 1e.3 on end # GSPI #1
|
|
||||||
device pci 1e.4 off end # eMMC
|
|
||||||
device pci 1e.5 off end # SDIO
|
|
||||||
device pci 1e.6 off end # SDCard
|
|
||||||
device pci 1f.0 on
|
|
||||||
end # LPC Interface
|
|
||||||
device pci 1f.1 on end # P2SB
|
|
||||||
device pci 1f.2 on end # Power Management Controller
|
|
||||||
device pci 1f.3 on end # Intel HDA
|
|
||||||
device pci 1f.4 on end # SMBus
|
|
||||||
device pci 1f.5 on end # PCH SPI
|
|
||||||
device pci 1f.6 on end # GbE
|
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue