GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/amd/cimx/sb800: Const'ify pci_devfn_t devices 

Change-Id: I25a6c3ac2426881c6b3f6390ffdc76f08944b7fa
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40602
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Elyes HAOUAS 2020-04-22 16:10:14 +02:00 committed by Michał Żygowski
parent 49f63e0aa1
commit db4f3bacce
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/southbridge/amd/cimx/sb800/bootblock.c
View File

@ -9,9 +9,7 @@ static void enable_rom(void)
{
u16 word;
u32 dword;
pci_devfn_t dev;
dev = PCI_DEV(0, 0x14, 0x03);
const pci_devfn_t dev = PCI_DEV(0, 0x14, 0x03);
/* SB800 LPC Bridge 0:20:3:44h.
* BIT6: Port Enable for serial port 0x3f8-0x3ff
* BIT29: Port Enable for KBC port 0x60 and 0x64
@ -43,7 +41,7 @@ static void enable_rom(void)
static void enable_prefetch(void)
{
u32 dword;
pci_devfn_t dev = PCI_DEV(0, 0x14, 0x03);
const pci_devfn_t dev = PCI_DEV(0, 0x14, 0x03);
/* Enable PrefetchEnSPIFromHost */
dword = pci_s_read_config32(dev, 0xb8);
@ -53,7 +51,7 @@ static void enable_prefetch(void)
static void enable_spi_fast_mode(void)
{
u32 dword;
pci_devfn_t dev = PCI_DEV(0, 0x14, 0x03);
const pci_devfn_t dev = PCI_DEV(0, 0x14, 0x03);
// set temp MMIO base
volatile u32 *spi_base = (void *)0xa0000000;