GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82801{dx,ix,jx}/lpc.c: Fix typo in comment 

Change-Id: Id7110bb2229e7c8f5f49aae40cfdf50719d0fa25
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50371
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Elyes HAOUAS 2021-02-07 20:54:53 +01:00 committed by Patrick Georgi
parent b08543a640
commit dc41371ce6
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/intel/i82801dx/lpc.c
View File

@ -119,7 +119,7 @@ static void i82801dx_power_options(struct device *dev)
state = "undefined";
}
reg8 &= ~(1 << 3); /* minimum asssertion is 1 to 2 RTCCLK */
reg8 &= ~(1 << 3); /* minimum assertion is 1 to 2 RTCCLK */
pci_write_config8(dev, GEN_PMCON_3, reg8);
printk(BIOS_INFO, "Set power %s after power failure.\n", state);

2
src/southbridge/intel/i82801ix/lpc.c
View File

@ -188,7 +188,7 @@ static void i82801ix_power_options(struct device *dev)
}
reg8 |= (3 << 4); /* avoid #S4 assertions */
reg8 &= ~(1 << 3); /* minimum asssertion is 1 to 2 RTCCLK */
reg8 &= ~(1 << 3); /* minimum assertion is 1 to 2 RTCCLK */
pci_write_config8(dev, D31F0_GEN_PMCON_3, reg8);
printk(BIOS_INFO, "Set power %s after power failure.\n", state);

2
src/southbridge/intel/i82801jx/lpc.c
View File

@ -190,7 +190,7 @@ static void i82801jx_power_options(struct device *dev)
}
reg8 |= (3 << 4); /* avoid #S4 assertions */
reg8 &= ~(1 << 3); /* minimum asssertion is 1 to 2 RTCCLK */
reg8 &= ~(1 << 3); /* minimum assertion is 1 to 2 RTCCLK */
pci_write_config8(dev, D31F0_GEN_PMCON_3, reg8);
printk(BIOS_INFO, "Set power %s after power failure.\n", state);