GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

siemens/mc_apl1: Use INTEL_LPSS_UART_FOR_CONSOLE 

With the commit a96e66a (soc/intel: Clean mess around UART_DEBUG), an
adjustment is necessary for this mainboard.

Change-Id: I0fb6288959f8bcb45c4cc93cc132f31a5ab2a5ad
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/30836
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Mario Scheithauer 2019-01-11 14:25:38 +01:00 committed by Nico Huber
parent 5ce73e9836
commit dd217362d4
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/siemens/mc_apl1/Kconfig
View File

@ -5,6 +5,7 @@ config BOARD_SIEMENS_BASEBOARD_MC_APL1
select BOARD_ROMSIZE_KB_16384 select BOARD_ROMSIZE_KB_16384
select HAVE_ACPI_TABLES select HAVE_ACPI_TABLES
select USE_SIEMENS_HWILIB select USE_SIEMENS_HWILIB
select INTEL_LPSS_UART_FOR_CONSOLE
source "src/mainboard/siemens/mc_apl1/variants/*/Kconfig" source "src/mainboard/siemens/mc_apl1/variants/*/Kconfig"
@ -34,6 +35,9 @@ config MAINBOARD_PART_NUMBER
default "MC APL4" if BOARD_SIEMENS_MC_APL4 default "MC APL4" if BOARD_SIEMENS_MC_APL4
default "MC APL5" if BOARD_SIEMENS_MC_APL5 default "MC APL5" if BOARD_SIEMENS_MC_APL5
config UART_FOR_CONSOLE
default 2
config MAX_CPUS config MAX_CPUS
int int
default 8 default 8