soc/intel/icelake: Refer to soc/soc_chip.h rather than chip.h

Change-Id: I9e3b5126173e7cec8f2809a38b92c82c9ed5327d
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34085
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-by: Lean Sheng Tan <lean.sheng.tan@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Subrata Banik 2019-07-05 16:00:38 +05:30
parent 45564050ec
commit df29d23ee3
15 changed files with 15 additions and 26 deletions

View File

@ -27,12 +27,11 @@
#include <soc/nvs.h> #include <soc/nvs.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/soc_chip.h>
#include <string.h> #include <string.h>
#include <vendorcode/google/chromeos/gnvs.h> #include <vendorcode/google/chromeos/gnvs.h>
#include <wrdd.h> #include <wrdd.h>
#include "chip.h"
/* /*
* List of supported C-states in this processor. * List of supported C-states in this processor.
*/ */

View File

@ -26,8 +26,7 @@
#include <soc/itss.h> #include <soc/itss.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/ramstage.h> #include <soc/ramstage.h>
#include <soc/soc_chip.h>
#include "chip.h"
#if CONFIG(HAVE_ACPI_TABLES) #if CONFIG(HAVE_ACPI_TABLES)
const char *soc_acpi_name(const struct device *dev) const char *soc_acpi_name(const struct device *dev)

View File

@ -31,8 +31,7 @@
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/smm.h> #include <soc/smm.h>
#include <soc/soc_chip.h>
#include "chip.h"
static void soc_fsp_load(void) static void soc_fsp_load(void)
{ {

View File

@ -29,8 +29,7 @@
#include <soc/irq.h> #include <soc/irq.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pcr_ids.h> #include <soc/pcr_ids.h>
#include <soc/soc_chip.h>
#include "chip.h"
/* /*
* As per the BWG, Chapter 5.9.1. "PCH BIOS component will reserve * As per the BWG, Chapter 5.9.1. "PCH BIOS component will reserve

View File

@ -30,11 +30,10 @@
#include <soc/pcr_ids.h> #include <soc/pcr_ids.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/smbus.h> #include <soc/smbus.h>
#include <soc/soc_chip.h>
#include <soc/systemagent.h> #include <soc/systemagent.h>
#include <stdlib.h> #include <stdlib.h>
#include "chip.h"
#define CAMERA1_CLK 0x8000 /* Camera 1 Clock */ #define CAMERA1_CLK 0x8000 /* Camera 1 Clock */
#define CAMERA2_CLK 0x8080 /* Camera 2 Clock */ #define CAMERA2_CLK 0x8080 /* Camera 2 Clock */
#define CAM_CLK_EN (1 << 1) #define CAM_CLK_EN (1 << 1)

View File

@ -13,7 +13,6 @@
* GNU General Public License for more details. * GNU General Public License for more details.
*/ */
#include <chip.h>
#include <console/console.h> #include <console/console.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci.h> #include <device/pci.h>
@ -23,6 +22,7 @@
#include <soc/intel/common/vbt.h> #include <soc/intel/common/vbt.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/ramstage.h> #include <soc/ramstage.h>
#include <soc/soc_chip.h>
#include <string.h> #include <string.h>
#include <intelblocks/mp_init.h> #include <intelblocks/mp_init.h>
#include <fsp/ppi/mp_service_ppi.h> #include <fsp/ppi/mp_service_ppi.h>

View File

@ -19,8 +19,7 @@
#include <device/device.h> #include <device/device.h>
#include <fsp/api.h> #include <fsp/api.h>
#include <fsp/util.h> #include <fsp/util.h>
#include <soc/soc_chip.h>
#include "../../chip.h"
void mainboard_silicon_init_params(FSP_S_CONFIG *params); void mainboard_silicon_init_params(FSP_S_CONFIG *params);
void soc_init_pre_device(void *chip_info); void soc_init_pre_device(void *chip_info);

View File

@ -23,11 +23,10 @@
#include <intelblocks/systemagent.h> #include <intelblocks/systemagent.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/smm.h> #include <soc/smm.h>
#include <soc/soc_chip.h>
#include <soc/systemagent.h> #include <soc/systemagent.h>
#include <stdlib.h> #include <stdlib.h>
#include "chip.h"
void smm_region(void **start, size_t *size) void smm_region(void **start, size_t *size)
{ {
*start = (void *)sa_get_tseg_base(); *start = (void *)sa_get_tseg_base();

View File

@ -23,8 +23,7 @@
#include <intelblocks/rtc.h> #include <intelblocks/rtc.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/soc_chip.h>
#include "chip.h"
/* /*
* Set which power state system will be after reapplying * Set which power state system will be after reapplying

View File

@ -37,10 +37,9 @@
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/smbus.h> #include <soc/smbus.h>
#include <soc/soc_chip.h>
#include <security/vboot/vbnv.h> #include <security/vboot/vbnv.h>
#include "chip.h"
/* /*
* SMI * SMI
*/ */

View File

@ -14,12 +14,12 @@
*/ */
#include <assert.h> #include <assert.h>
#include <chip.h>
#include <console/console.h> #include <console/console.h>
#include <fsp/util.h> #include <fsp/util.h>
#include <soc/iomap.h> #include <soc/iomap.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/romstage.h> #include <soc/romstage.h>
#include <soc/soc_chip.h>
static void soc_memory_init_params(FSP_M_CONFIG *m_cfg, static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
const struct soc_intel_icelake_config *config) const struct soc_intel_icelake_config *config)

View File

@ -27,11 +27,10 @@
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/romstage.h> #include <soc/romstage.h>
#include <soc/soc_chip.h>
#include <string.h> #include <string.h>
#include <timestamp.h> #include <timestamp.h>
#include "../chip.h"
#define FSP_SMBIOS_MEMORY_INFO_GUID \ #define FSP_SMBIOS_MEMORY_INFO_GUID \
{ \ { \
0xd4, 0x71, 0x20, 0x9b, 0x54, 0xb0, 0x0c, 0x4e, \ 0xd4, 0x71, 0x20, 0x9b, 0x54, 0xb0, 0x0c, 0x4e, \

View File

@ -14,7 +14,7 @@
*/ */
#include <intelblocks/sd.h> #include <intelblocks/sd.h>
#include "chip.h" #include <soc/soc_chip.h>
int sd_fill_soc_gpio_info(struct acpi_gpio *gpio, struct device *dev) int sd_fill_soc_gpio_info(struct acpi_gpio *gpio, struct device *dev)
{ {

View File

@ -23,8 +23,7 @@
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/pcr_ids.h> #include <soc/pcr_ids.h>
#include <soc/pm.h> #include <soc/pm.h>
#include <soc/soc_chip.h>
#include "chip.h"
#define CSME0_FBE 0xf #define CSME0_FBE 0xf
#define CSME0_BAR 0x0 #define CSME0_BAR 0x0

View File

@ -31,8 +31,8 @@
#include <soc/msr.h> #include <soc/msr.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/smm.h> #include <soc/smm.h>
#include <soc/soc_chip.h>
#include <soc/systemagent.h> #include <soc/systemagent.h>
#include "chip.h"
/* This gets filled in and used during relocation. */ /* This gets filled in and used during relocation. */
static struct smm_relocation_params smm_reloc_params; static struct smm_relocation_params smm_reloc_params;