GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

broadwell: Clear USB3.0 PORTSC status bits in sleep_prepare. 

Found that any non-USB3.0 devices connected to type-C ports
(displayPort dongles) cause XHCI port to see connection which in turn
leads us to enter USB compliance mode.

That in turn causes the port to wake the system for a yet-to-be
determined reason.  Clearing the PORTSC status bits (actually just
CSC) seems to remedy the wake.

Signed-off-by: Todd Broch <tbroch@chromium.org>

BRANCH=samus
BUG=chrome-os-partner:35320
TEST=manual,

1. Plug hoho into type-C port on samus and remove
2. powerd_dbus_suspend

Device stays asleep.

Change-Id: Id3a291579ffca0152a7ef32e37ecae80ca08a82b
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 0be5cba4916681dceb0372e76d9643e6c7175db5
Original-Change-Id: I1396b9f8013dbbb31286c1d8958af592b3da7475
Original-Reviewed-on: https://chromium-review.googlesource.com/247410
Original-Commit-Queue: Todd Broch <tbroch@chromium.org>
Original-Tested-by: Todd Broch <tbroch@chromium.org>
Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/9814
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Todd Broch 2015-02-06 17:13:53 -08:00 committed by Patrick Georgi
parent 46d3ac1cbb
commit df4081e72c
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/soc/intel/broadwell/xhci.c
View File

@ -179,6 +179,15 @@ void usb_xhci_sleep_prepare(device_t dev, u8 slp_typ)
reg32 = read32(mem_base + 0x80e0);
reg32 |= (1 << 15);
write32(mem_base + 0x80e0, reg32);
} else {
/*
* Clear port change status bits. Clearing CSC alone seemed to
* fix wakeup from S3 if entering USB compliance state even if
* bit wasn't set on the port.
*/
int port;
for (port = 0; port < usb_xhci_port_count_usb3(dev); port++)
usb_xhci_reset_status_usb3(mem_base, port);
}
reg32 = read32(mem_base + 0x8154);