pcengines/apu1: enable use of clkreq pins
only enable pcie gpp clocks when the corresponding clkreq pin is asserted Change-Id: I7822d011bb94867d470c0194e6b652833c395cb2 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: http://review.coreboot.org/12353 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
parent
b06015b92e
commit
df95b51ab6
|
@ -187,10 +187,10 @@ static void mainboard_enable(device_t dev)
|
|||
u8 *misc_mem_clk_cntrl = (u8 *)(ACPI_MMIO_BASE + MISC_BASE);
|
||||
/* GPP CLK0-2 are connected to the 3 ethernet chips
|
||||
* GPP CLK3-4 are connected to the miniPCIe slots */
|
||||
write8(misc_mem_clk_cntrl + 0, 0xFF);
|
||||
write8(misc_mem_clk_cntrl + 1, 0xFF);
|
||||
write8(misc_mem_clk_cntrl + 0, 0x21);
|
||||
write8(misc_mem_clk_cntrl + 1, 0x43);
|
||||
/* GPP CLK5 is only connected to test pads -> disable */
|
||||
write8(misc_mem_clk_cntrl + 2, 0x0F);
|
||||
write8(misc_mem_clk_cntrl + 2, 0x05);
|
||||
/* disable unconnected GPP CLK6-8 and SLT_GFX_CLK */
|
||||
write8(misc_mem_clk_cntrl + 3, 0x00);
|
||||
write8(misc_mem_clk_cntrl + 4, 0x00);
|
||||
|
|
Loading…
Reference in New Issue