src/mainboard/asrock/e350m1: Properly indent devicetree.cb
Trivial: clean up spaces to tabs to properly indent devicetree.cb Change-Id: Id5577139cfa039898af3b2158fdd6869ac9d2ec1 Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/5612 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
parent
178a60b4b3
commit
dfa8a32f1f
|
@ -29,6 +29,7 @@ chip northbridge/amd/agesa/family14/root_complex
|
||||||
chip northbridge/amd/agesa/family14 # PCI side of HT root complex
|
chip northbridge/amd/agesa/family14 # PCI side of HT root complex
|
||||||
device pci 0.0 on end # Root Complex
|
device pci 0.0 on end # Root Complex
|
||||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x9804
|
device pci 1.0 on end # Internal Graphics P2P bridge 0x9804
|
||||||
|
|
||||||
device pci 1.1 on end # Internal HDMI Audio
|
device pci 1.1 on end # Internal HDMI Audio
|
||||||
device pci 4.0 on end # PCIE P2P bridge 0x9604
|
device pci 4.0 on end # PCIE P2P bridge 0x9604
|
||||||
device pci 5.0 off end # PCIE P2P bridge 0x9605
|
device pci 5.0 off end # PCIE P2P bridge 0x9605
|
||||||
|
@ -115,9 +116,9 @@ chip northbridge/amd/agesa/family14/root_complex
|
||||||
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
||||||
end #southbridge/amd/cimx/sb800
|
end #southbridge/amd/cimx/sb800
|
||||||
# end # device pci 18.0
|
# end # device pci 18.0
|
||||||
|
#
|
||||||
# These seem unnecessary
|
# These seem unnecessary
|
||||||
device pci 18.0 on end
|
device pci 18.0 on end
|
||||||
#device pci 18.0 on end
|
|
||||||
device pci 18.1 on end
|
device pci 18.1 on end
|
||||||
device pci 18.2 on end
|
device pci 18.2 on end
|
||||||
device pci 18.3 on end
|
device pci 18.3 on end
|
||||||
|
@ -135,4 +136,3 @@ chip northbridge/amd/agesa/family14/root_complex
|
||||||
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
|
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
|
||||||
end #domain
|
end #domain
|
||||||
end #northbridge/amd/agesa/family14/root_complex
|
end #northbridge/amd/agesa/family14/root_complex
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue