GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/nightfury: Update DPTF parameters 

Apply initial DPTF parameters for nightfury from internal thermal team. Will update after further thermal/performance tuning.

BUG=b:149226871
BRANCH=firmware-hatch-12672.B
TEST=built and verified FAN worked by DPTF active policy

Signed-off-by: Seunghwan Kim <sh_.kim@samsung.corp-partner.google.com>
Change-Id: I712bdd8edc999ef7ee33f4adf21893be12e86bec
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40115
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Seunghwan Kim 2020-04-03 16:38:14 +09:00 committed by Shelley Chen
parent 5b06ffea56
commit e0b41fd12e
1 changed files with 48 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
src/mainboard/google/hatch/variants/nightfury/include/variant/acpi/dptf.asl
View File

@ -1,38 +1,31 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#define DPTF_CPU_PASSIVE 50
#define DPTF_CPU_PASSIVE 90
#define DPTF_CPU_CRITICAL 105
#define DPTF_TSR0_SENSOR_ID 0
#define DPTF_TSR0_SENSOR_NAME "Thermal Sensor - Charger"
#define DPTF_TSR0_PASSIVE 45
#define DPTF_TSR0_PASSIVE 75
#define DPTF_TSR0_CRITICAL 90
#define DPTF_TSR0_TABLET_PASSIVE 32
#define DPTF_TSR0_TABLET_CRITICAL 90
#define DPTF_TSR1_SENSOR_ID 1
#define DPTF_TSR1_SENSOR_NAME "Thermal Sensor - 5V"
#define DPTF_TSR1_PASSIVE 45
#define DPTF_TSR1_PASSIVE 70
#define DPTF_TSR1_CRITICAL 90
#define DPTF_TSR1_TABLET_PASSIVE 32
#define DPTF_TSR1_TABLET_CRITICAL 90
#define DPTF_TSR1_ACTIVE_AC0 48
#define DPTF_TSR1_ACTIVE_AC1 46
#define DPTF_TSR1_ACTIVE_AC2 44
#define DPTF_TSR1_ACTIVE_AC3 41
#define DPTF_TSR1_ACTIVE_AC4 39
#define DPTF_TSR2_SENSOR_ID 2
#define DPTF_TSR2_SENSOR_NAME "Thermal Sensor - IA"
#define DPTF_TSR2_PASSIVE 45
#define DPTF_TSR2_SENSOR_NAME "Thermal Sensor - GT"
#define DPTF_TSR2_PASSIVE 75
#define DPTF_TSR2_CRITICAL 90
#define DPTF_TSR2_TABLET_PASSIVE 32
#define DPTF_TSR2_TABLET_CRITICAL 90
#define DPTF_TSR3_SENSOR_ID 3
#define DPTF_TSR3_SENSOR_NAME "Thermal Sensor - GT"
#define DPTF_TSR3_PASSIVE 45
#define DPTF_TSR3_CRITICAL 90
#define DPTF_TSR3_TABLET_PASSIVE 32
#define DPTF_TSR3_TABLET_CRITICAL 90
#define DPTF_ENABLE_CHARGER
#define DPTF_ENABLE_FAN_CONTROL
/* Charger performance states, board-specific values from charger and EC */
Name (CHPS, Package () {
@ -42,6 +35,42 @@ Name (CHPS, Package () {
Package () { 0, 0, 0, 0, 8, 0x200, "mA", 0 }, /* 0.5A */
})
/* DFPS: Fan Performance States */
Name (DFPS, Package () {
0, // Revision
/* Control, Trip Point, Speed, NoiseLevel, Power */
Package () {90, 0xFFFFFFFF, 5900, 220, 2200},
Package () {80, 0xFFFFFFFF, 5400, 180, 1800},
Package () {70, 0xFFFFFFFF, 4900, 145, 1450},
Package () {60, 0xFFFFFFFF, 4500, 115, 1150},
Package () {50, 0xFFFFFFFF, 4000, 90, 900},
Package () {40, 0xFFFFFFFF, 3000, 55, 550},
Package () {30, 0xFFFFFFFF, 2200, 30, 300},
Package () {20, 0xFFFFFFFF, 1600, 15, 150},
Package () {10, 0xFFFFFFFF, 800, 10, 100},
Package () {0, 0xFFFFFFFF, 0, 0, 50}
})
Name (DART, Package () {
0, // Revision
/*
* Source, Target, Weight, AC0, AC1, AC2, AC3, AC4, AC5, AC6, AC7, AC8, AC9
*/
Package () {
\_SB.DPTF.TFN1, \_SB.PCI0.TCPU, 100, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
},
Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR0, 100, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
},
Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR1, 100, 70, 63, 54, 48, 44, 0, 0, 0, 0, 0
},
Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR2, 100, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
}
})
Name (DTRT, Package () {
/* CPU Throttle Effect on CPU */
Package () { \_SB.PCI0.TCPU, \_SB.PCI0.TCPU, 100, 10, 0, 0, 0, 0 },
@ -52,11 +81,8 @@ Name (DTRT, Package () {
/* Charger Throttle Effect on Charger (TSR0) */
Package () { \_SB.DPTF.TCHG, \_SB.DPTF.TSR0, 100, 94, 0, 0, 0, 0 },
/* CPU Throttle Effect on IA (TSR2) */
/* CPU Throttle Effect on GT (TSR2) */
Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR2, 100, 10, 0, 0, 0, 0 },
/* CPU Throttle Effect on GT (TSR3) */
Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR3, 100, 10, 0, 0, 0, 0 },
})
Name (MPPC, Package ()