cpu/amd: Improve formatting
Remove for() braces from around single lines. Remove extra blank lines. This cleans up checkpatch problems in a subsequent patch. Change-Id: I329ac03365e51799581c56eed27ee54de6826f14 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/27935 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
bddd157ea1
commit
e13dd172b1
|
@ -54,9 +54,8 @@ static void model_12_init(struct device *dev)
|
||||||
/* zero the machine check error status registers */
|
/* zero the machine check error status registers */
|
||||||
msr.lo = 0;
|
msr.lo = 0;
|
||||||
msr.hi = 0;
|
msr.hi = 0;
|
||||||
for (i = 0; i < 5; i++) {
|
for (i = 0; i < 5; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
}
|
|
||||||
|
|
||||||
enable_cache();
|
enable_cache();
|
||||||
|
|
||||||
|
|
|
@ -77,9 +77,8 @@ static void model_14_init(struct device *dev)
|
||||||
/* zero the machine check error status registers */
|
/* zero the machine check error status registers */
|
||||||
msr.lo = 0;
|
msr.lo = 0;
|
||||||
msr.hi = 0;
|
msr.hi = 0;
|
||||||
for (i = 0; i < 6; i++) {
|
for (i = 0; i < 6; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
}
|
|
||||||
|
|
||||||
/* Enable the local CPU APICs */
|
/* Enable the local CPU APICs */
|
||||||
setup_lapic();
|
setup_lapic();
|
||||||
|
|
|
@ -74,9 +74,8 @@ static void model_15_init(struct device *dev)
|
||||||
/* zero the machine check error status registers */
|
/* zero the machine check error status registers */
|
||||||
msr.lo = 0;
|
msr.lo = 0;
|
||||||
msr.hi = 0;
|
msr.hi = 0;
|
||||||
for (i = 0; i < 6; i++) {
|
for (i = 0; i < 6; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
}
|
|
||||||
|
|
||||||
/* Enable the local CPU APICs */
|
/* Enable the local CPU APICs */
|
||||||
setup_lapic();
|
setup_lapic();
|
||||||
|
|
|
@ -72,9 +72,8 @@ static void model_16_init(struct device *dev)
|
||||||
/* zero the machine check error status registers */
|
/* zero the machine check error status registers */
|
||||||
msr.lo = 0;
|
msr.lo = 0;
|
||||||
msr.hi = 0;
|
msr.hi = 0;
|
||||||
for (i = 0; i < 6; i++) {
|
for (i = 0; i < 6; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
}
|
|
||||||
|
|
||||||
/* Enable the local CPU APICs */
|
/* Enable the local CPU APICs */
|
||||||
setup_lapic();
|
setup_lapic();
|
||||||
|
@ -99,7 +98,6 @@ static void model_16_init(struct device *dev)
|
||||||
msr.hi &= ~(1 << (46 - 32));
|
msr.hi &= ~(1 << (46 - 32));
|
||||||
wrmsr(NB_CFG_MSR, msr);
|
wrmsr(NB_CFG_MSR, msr);
|
||||||
|
|
||||||
|
|
||||||
/* Write protect SMM space with SMMLOCK. */
|
/* Write protect SMM space with SMMLOCK. */
|
||||||
msr = rdmsr(HWCR_MSR);
|
msr = rdmsr(HWCR_MSR);
|
||||||
msr.lo |= (1 << 0);
|
msr.lo |= (1 << 0);
|
||||||
|
|
|
@ -111,9 +111,8 @@ static void model_10xxx_init(struct device *dev)
|
||||||
/* zero the machine check error status registers */
|
/* zero the machine check error status registers */
|
||||||
msr.lo = 0;
|
msr.lo = 0;
|
||||||
msr.hi = 0;
|
msr.hi = 0;
|
||||||
for (i = 0; i < 5; i++) {
|
for (i = 0; i < 5; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
}
|
|
||||||
|
|
||||||
enable_cache();
|
enable_cache();
|
||||||
|
|
||||||
|
|
|
@ -86,7 +86,6 @@ static void model_15_init(struct device *dev)
|
||||||
for (i = 0; i < 6; i++)
|
for (i = 0; i < 6; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
|
|
||||||
|
|
||||||
/* Enable the local CPU APICs */
|
/* Enable the local CPU APICs */
|
||||||
setup_lapic();
|
setup_lapic();
|
||||||
|
|
||||||
|
|
|
@ -71,7 +71,6 @@ static void model_16_init(struct device *dev)
|
||||||
for (i = 0; i < 6; i++)
|
for (i = 0; i < 6; i++)
|
||||||
wrmsr(MC0_STATUS + (i * 4), msr);
|
wrmsr(MC0_STATUS + (i * 4), msr);
|
||||||
|
|
||||||
|
|
||||||
/* Enable the local CPU APICs */
|
/* Enable the local CPU APICs */
|
||||||
setup_lapic();
|
setup_lapic();
|
||||||
|
|
||||||
|
@ -95,7 +94,6 @@ static void model_16_init(struct device *dev)
|
||||||
msr.hi &= ~(1 << (46 - 32));
|
msr.hi &= ~(1 << (46 - 32));
|
||||||
wrmsr(NB_CFG_MSR, msr);
|
wrmsr(NB_CFG_MSR, msr);
|
||||||
|
|
||||||
|
|
||||||
/* Write protect SMM space with SMMLOCK. */
|
/* Write protect SMM space with SMMLOCK. */
|
||||||
msr = rdmsr(HWCR_MSR);
|
msr = rdmsr(HWCR_MSR);
|
||||||
msr.lo |= (1 << 0);
|
msr.lo |= (1 << 0);
|
||||||
|
|
Loading…
Reference in New Issue