soc/intel/alderlake: Add eMMC PCR Port ID for Alder Lake N
Alder Lake N has eMMC storage device. Add PCR Port ID for it. Reference: Alder Lake N platform EDS Doc# 645548. Change-Id: I6dc494d1748e66b8b4058954f127ec226863e8af Signed-off-by: Krishna Prasad Bhat <krishna.p.bhat.d@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/61126 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Kangheui Won <khwon@chromium.org>
This commit is contained in:
parent
b627964f2e
commit
e258df2cb7
|
@ -33,6 +33,9 @@
|
|||
#define PID_ITSS 0xc4
|
||||
#define PID_SERIALIO 0xcb
|
||||
|
||||
/* eMMC Port ID for Alder Lake N */
|
||||
#define PID_EMMC 0xa1
|
||||
|
||||
/* CPU Port IDs */
|
||||
#define PID_CPU_GPIOCOM0 0xb7
|
||||
#define PID_CPU_GPIOCOM1 0xb8
|
||||
|
|
Loading…
Reference in New Issue