baskingridge: rename graysreef to baskingridge

The Grays Reef CRB is deprecated by order of Intel. Basking Ridge
is the new hotness. Therefore, rename graysreef to basking ridge.

Signed-off-by: Aaron Durbin <adurbin@chromium.org>

Change-Id: I203497e165d8efc99d3438c4c548140a6e9cc649
Reviewed-on: http://review.coreboot.org/2672
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
Stefan Reinauer 2013-03-12 14:32:26 -07:00 committed by Stefan Reinauer
parent 74c0d05cf5
commit e265d20937
24 changed files with 13 additions and 13 deletions

View File

@ -19,8 +19,8 @@ config BOARD_INTEL_TRUXTON
bool "EP80579 devkit (Truxton)" bool "EP80579 devkit (Truxton)"
config BOARD_INTEL_XE7501DEVKIT config BOARD_INTEL_XE7501DEVKIT
bool "XE7501devkit" bool "XE7501devkit"
config BOARD_INTEL_GRAYSREEF config BOARD_INTEL_BASKING_RIDGE
bool "Grays Reef CRB" bool "Basking Ridge CRB"
endchoice endchoice
@ -28,7 +28,7 @@ source "src/mainboard/intel/d810e2cb/Kconfig"
source "src/mainboard/intel/d945gclf/Kconfig" source "src/mainboard/intel/d945gclf/Kconfig"
source "src/mainboard/intel/eagleheights/Kconfig" source "src/mainboard/intel/eagleheights/Kconfig"
source "src/mainboard/intel/emeraldlake2/Kconfig" source "src/mainboard/intel/emeraldlake2/Kconfig"
source "src/mainboard/intel/graysreef/Kconfig" source "src/mainboard/intel/baskingridge/Kconfig"
source "src/mainboard/intel/jarrell/Kconfig" source "src/mainboard/intel/jarrell/Kconfig"
source "src/mainboard/intel/mtarvon/Kconfig" source "src/mainboard/intel/mtarvon/Kconfig"
source "src/mainboard/intel/truxton/Kconfig" source "src/mainboard/intel/truxton/Kconfig"

View File

@ -1,4 +1,4 @@
if BOARD_INTEL_GRAYSREEF if BOARD_INTEL_BASKING_RIDGE
config BOARD_SPECIFIC_OPTIONS # dummy config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y def_bool y
@ -20,11 +20,11 @@ config BOARD_SPECIFIC_OPTIONS # dummy
config MAINBOARD_DIR config MAINBOARD_DIR
string string
default intel/graysreef default intel/baskingridge
config MAINBOARD_PART_NUMBER config MAINBOARD_PART_NUMBER
string string
default "GRAYS REEF" default "BASKING RIDGE"
config MMCONF_BASE_ADDRESS config MMCONF_BASE_ADDRESS
hex hex
@ -42,4 +42,4 @@ config VGA_BIOS_FILE
string string
default "pci8086,0166.rom" default "pci8086,0166.rom"
endif # BOARD_INTEL_GRAYSREEF endif # BOARD_INTEL_BASKING_RIDGE

View File

@ -17,8 +17,8 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/ */
#ifndef GRAYSREEF_GPIO_H #ifndef BASKING_RIDGE_GPIO_H
#define GRAYSREEF_GPIO_H #define BASKING_RIDGE_GPIO_H
#include "southbridge/intel/lynxpoint/gpio.h" #include "southbridge/intel/lynxpoint/gpio.h"
@ -225,7 +225,7 @@ const struct pch_gpio_set3 pch_gpio_set3_level = {
.gpio68 = GPIO_LEVEL_HIGH, .gpio68 = GPIO_LEVEL_HIGH,
}; };
const struct pch_gpio_map graysreef_gpio_map = { const struct pch_gpio_map mainboard_gpio_map = {
.set1 = { .set1 = {
.mode = &pch_gpio_set1_mode, .mode = &pch_gpio_set1_mode,
.direction = &pch_gpio_set1_direction, .direction = &pch_gpio_set1_direction,

View File

@ -185,7 +185,7 @@ void main(unsigned long bist)
/* Enable GPIOs */ /* Enable GPIOs */
pci_write_config32(PCH_LPC_DEV, GPIO_BASE, DEFAULT_GPIOBASE|1); pci_write_config32(PCH_LPC_DEV, GPIO_BASE, DEFAULT_GPIOBASE|1);
pci_write_config8(PCH_LPC_DEV, GPIO_CNTL, 0x10); pci_write_config8(PCH_LPC_DEV, GPIO_CNTL, 0x10);
setup_pch_gpios(&graysreef_gpio_map); setup_pch_gpios(&mainboard_gpio_map);
/* Early Console setup */ /* Early Console setup */
console_init(); console_init();

View File

@ -17,8 +17,8 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/ */
#ifndef GRAYSREEF_THERMAL_H #ifndef BASKING_RIDGE_THERMAL_H
#define GRAYSREEF_THERMAL_H #define BASKING_RIDGE_THERMAL_H
/* Fan is OFF */ /* Fan is OFF */
#define FAN4_THRESHOLD_OFF 0 #define FAN4_THRESHOLD_OFF 0