mb/google/nissa/var/gothrax: Initialise overridetree
Add an initial overridetree for gothrax based on the schematic. BUG=b:274707912 BRANCH=None TEST=emerge-nissa coreboot Signed-off-by: Yunlong Jia <yunlong.jia@ecs.corp-partner.google.com> Change-Id: Idfd9788a75f9c342f85d6e1a3d54327d64797dd8 Reviewed-on: https://review.coreboot.org/c/coreboot/+/76013 Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Derek Huang <derekhuang@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Yunlong Jia
Subrata Banik
parent
92904bcdff
commit
e40cdd5ae4
|
|
@ -26,6 +26,9 @@ static const struct pad_config override_gpio_table[] = {
|
||||||
/* B6 : SOC_I2C_SUB_SCL */
|
/* B6 : SOC_I2C_SUB_SCL */
|
||||||
PAD_NC_LOCK(GPP_B6, NONE, LOCK_CONFIG),
|
PAD_NC_LOCK(GPP_B6, NONE, LOCK_CONFIG),
|
||||||
|
|
||||||
|
/* C1 : SMBDATA ==> TCHSCR_RST_L */
|
||||||
|
PAD_CFG_GPO(GPP_C1, 1, DEEP),
|
||||||
|
|
||||||
/* D3 : WCAM_RST_L */
|
/* D3 : WCAM_RST_L */
|
||||||
PAD_NC_LOCK(GPP_D3, NONE, LOCK_CONFIG),
|
PAD_NC_LOCK(GPP_D3, NONE, LOCK_CONFIG),
|
||||||
/* D15 : EN_PP2800_WCAM_X */
|
/* D15 : EN_PP2800_WCAM_X */
|
||||||
|
|
@ -69,6 +72,11 @@ static const struct pad_config early_gpio_table[] = {
|
||||||
};
|
};
|
||||||
|
|
||||||
static const struct pad_config romstage_gpio_table[] = {
|
static const struct pad_config romstage_gpio_table[] = {
|
||||||
|
/* Enable touchscreen, hold in reset */
|
||||||
|
/* C0 : SMBCLK ==> EN_PP3300_TCHSCR_X */
|
||||||
|
PAD_CFG_GPO(GPP_C0, 1, DEEP),
|
||||||
|
/* C1 : SMBDATA ==> TCHSCR_RST_L */
|
||||||
|
PAD_CFG_GPO(GPP_C1, 0, DEEP),
|
||||||
/* H12 : UART0_RTS# ==> SD_PERST_L */
|
/* H12 : UART0_RTS# ==> SD_PERST_L */
|
||||||
PAD_CFG_GPO(GPP_H12, 1, DEEP),
|
PAD_CFG_GPO(GPP_H12, 1, DEEP),
|
||||||
/* H20 : IMGCLKOUT1 ==> WLAN_PERST_L */
|
/* H20 : IMGCLKOUT1 ==> WLAN_PERST_L */
|
||||||
|
|
|
||||||
|
|
@ -1,4 +1,28 @@
|
||||||
|
fw_config
|
||||||
|
field DB_USB 0 1
|
||||||
|
option DB_NONE 0
|
||||||
|
option DB_C_A 1
|
||||||
|
option DB_C_LTE 2
|
||||||
|
end
|
||||||
|
field THERMAL_SOLUTION 2
|
||||||
|
option THERMAL_SOLUTION_PASSIVE 0
|
||||||
|
option THERMAL_SOLUTION_ACTIVE 1
|
||||||
|
end
|
||||||
|
field WLAN 3 4
|
||||||
|
option WLAN_MT7921_AZUREWAVE 0
|
||||||
|
option WLAN_AX211_Intel 1
|
||||||
|
end
|
||||||
|
field AUDIO 5 6
|
||||||
|
option AUDIO_ALC1019_ALC5682IVS 0
|
||||||
|
end
|
||||||
|
field STYLUS 7
|
||||||
|
option STYLUS_ABSENT 0
|
||||||
|
option STYLUS_PRESENT 1
|
||||||
|
end
|
||||||
|
end
|
||||||
|
|
||||||
chip soc/intel/alderlake
|
chip soc/intel/alderlake
|
||||||
|
register "sagv" = "SaGv_Enabled"
|
||||||
|
|
||||||
# EMMC Tx CMD Delay
|
# EMMC Tx CMD Delay
|
||||||
# Refer to EDS-Vol2-42.3.7.
|
# Refer to EDS-Vol2-42.3.7.
|
||||||
|
|
@ -45,7 +69,397 @@ chip soc/intel/alderlake
|
||||||
# [6:0] Rx Strobe Delay DLL 2(HS400 Mode), each 125ps, range: 0 - 39.
|
# [6:0] Rx Strobe Delay DLL 2(HS400 Mode), each 125ps, range: 0 - 39.
|
||||||
register "common_soc_config.emmc_dll.emmc_rx_strobe_cntl" = "0x01515"
|
register "common_soc_config.emmc_dll.emmc_rx_strobe_cntl" = "0x01515"
|
||||||
|
|
||||||
device domain 0 on
|
# Bit 0 - C0 has no redriver, so enable SBU muxing in the SoC.
|
||||||
end
|
# Bit 2 - C1 has a redriver which does SBU muxing.
|
||||||
|
# Bit 1,3 - AUX lines are not swapped on the motherboard for either C0 or C1.
|
||||||
|
register "tcss_aux_ori" = "5"
|
||||||
|
|
||||||
|
register "typec_aux_bias_pads[0]" = "{.pad_auxp_dc = GPP_E22, .pad_auxn_dc = GPP_E23}"
|
||||||
|
register "typec_aux_bias_pads[1]" = "{.pad_auxp_dc = GPP_A21, .pad_auxn_dc = GPP_A22}"
|
||||||
|
|
||||||
|
# Configure external V1P05/Vnn/VnnSx Rails
|
||||||
|
register "ext_fivr_settings" = "{
|
||||||
|
.configure_ext_fivr = 1,
|
||||||
|
.v1p05_enable_bitmap = FIVR_ENABLE_ALL_SX & ~FIVR_ENABLE_S0,
|
||||||
|
.vnn_enable_bitmap = FIVR_ENABLE_ALL_SX,
|
||||||
|
.vnn_sx_enable_bitmap = FIVR_ENABLE_ALL_SX,
|
||||||
|
.v1p05_supported_voltage_bitmap = FIVR_VOLTAGE_NORMAL,
|
||||||
|
.vnn_supported_voltage_bitmap = FIVR_VOLTAGE_MIN_ACTIVE,
|
||||||
|
.v1p05_voltage_mv = 1050,
|
||||||
|
.vnn_voltage_mv = 780,
|
||||||
|
.vnn_sx_voltage_mv = 1050,
|
||||||
|
.v1p05_icc_max_ma = 500,
|
||||||
|
.vnn_icc_max_ma = 500,
|
||||||
|
}"
|
||||||
|
|
||||||
|
# Intel Common SoC Config
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| Field | Value |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
#| I2C0 | TPM. Early init is |
|
||||||
|
#| | required to set up a BAR |
|
||||||
|
#| | for TPM communication |
|
||||||
|
#| I2C1 | Touchscreen |
|
||||||
|
#| I2C2 | Sub-board(PSensor)/WCAM |
|
||||||
|
#| I2C3 | Audio |
|
||||||
|
#| I2C5 | Trackpad |
|
||||||
|
#+-------------------+---------------------------+
|
||||||
|
register "common_soc_config" = "{
|
||||||
|
.i2c[0] = {
|
||||||
|
.early_init = 1,
|
||||||
|
.speed = I2C_SPEED_FAST_PLUS,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST_PLUS,
|
||||||
|
.scl_lcnt = 55,
|
||||||
|
.scl_hcnt = 30,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[1] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 160,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[2] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 157,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[3] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 157,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
.i2c[5] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.speed_config[0] = {
|
||||||
|
.speed = I2C_SPEED_FAST,
|
||||||
|
.scl_lcnt = 152,
|
||||||
|
.scl_hcnt = 79,
|
||||||
|
.sda_hold = 7,
|
||||||
|
}
|
||||||
|
},
|
||||||
|
}"
|
||||||
|
|
||||||
|
device domain 0 on
|
||||||
|
device ref dtt on
|
||||||
|
chip drivers/intel/dptf
|
||||||
|
## sensor information
|
||||||
|
register "options.tsr[0].desc" = ""Memory""
|
||||||
|
register "options.tsr[1].desc" = ""Charger""
|
||||||
|
register "options.tsr[2].desc" = ""Ambient""
|
||||||
|
|
||||||
|
# TODO: below values are initial reference values only
|
||||||
|
## Passive Policy
|
||||||
|
register "policies.passive" = "{
|
||||||
|
[0] = DPTF_PASSIVE(CPU, CPU, 95, 5000),
|
||||||
|
[1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 75, 5000),
|
||||||
|
[2] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_1, 75, 5000),
|
||||||
|
[3] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 75, 5000),
|
||||||
|
}"
|
||||||
|
|
||||||
|
## Critical Policy
|
||||||
|
register "policies.critical" = "{
|
||||||
|
[0] = DPTF_CRITICAL(CPU, 105, SHUTDOWN),
|
||||||
|
[1] = DPTF_CRITICAL(TEMP_SENSOR_0, 85, SHUTDOWN),
|
||||||
|
[2] = DPTF_CRITICAL(TEMP_SENSOR_1, 85, SHUTDOWN),
|
||||||
|
[3] = DPTF_CRITICAL(TEMP_SENSOR_2, 85, SHUTDOWN),
|
||||||
|
}"
|
||||||
|
|
||||||
|
register "controls.power_limits" = "{
|
||||||
|
.pl1 = {
|
||||||
|
.min_power = 3000,
|
||||||
|
.max_power = 6000,
|
||||||
|
.time_window_min = 28 * MSECS_PER_SEC,
|
||||||
|
.time_window_max = 32 * MSECS_PER_SEC,
|
||||||
|
.granularity = 200
|
||||||
|
},
|
||||||
|
.pl2 = {
|
||||||
|
.min_power = 25000,
|
||||||
|
.max_power = 25000,
|
||||||
|
.time_window_min = 28 * MSECS_PER_SEC,
|
||||||
|
.time_window_max = 32 * MSECS_PER_SEC,
|
||||||
|
.granularity = 1000
|
||||||
|
}
|
||||||
|
}"
|
||||||
|
|
||||||
|
## Charger Performance Control (Control, mA)
|
||||||
|
register "controls.charger_perf" = "{
|
||||||
|
[0] = { 255, 1700 },
|
||||||
|
[1] = { 24, 1500 },
|
||||||
|
[2] = { 16, 1000 },
|
||||||
|
[3] = { 8, 500 }
|
||||||
|
}"
|
||||||
|
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c1 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""ELAN0001""
|
||||||
|
register "desc" = ""ELAN Touchscreen""
|
||||||
|
register "irq" = "ACPI_IRQ_LEVEL_LOW(GPP_C7_IRQ)"
|
||||||
|
register "detect" = "1"
|
||||||
|
register "reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_C1)"
|
||||||
|
register "reset_delay_ms" = "20"
|
||||||
|
register "enable_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C0)"
|
||||||
|
register "enable_delay_ms" = "1"
|
||||||
|
register "has_power_resource" = "1"
|
||||||
|
device i2c 0x10 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c2 on
|
||||||
|
chip drivers/i2c/sx9324
|
||||||
|
register "desc" = ""SAR2 Proximity Sensor""
|
||||||
|
register "irq" = "ACPI_IRQ_LEVEL_LOW(GPP_H19_IRQ)"
|
||||||
|
register "speed" = "I2C_SPEED_FAST"
|
||||||
|
register "uid" = "2"
|
||||||
|
register "reg_gnrl_ctrl0" = "0x16"
|
||||||
|
register "reg_gnrl_ctrl1" = "0x21"
|
||||||
|
register "reg_afe_ctrl0" = "0x00"
|
||||||
|
register "reg_afe_ctrl1" = "0x10"
|
||||||
|
register "reg_afe_ctrl2" = "0x00"
|
||||||
|
register "reg_afe_ctrl3" = "0x00"
|
||||||
|
register "reg_afe_ctrl4" = "0x07"
|
||||||
|
register "reg_afe_ctrl5" = "0x00"
|
||||||
|
register "reg_afe_ctrl6" = "0x00"
|
||||||
|
register "reg_afe_ctrl7" = "0x07"
|
||||||
|
register "reg_afe_ctrl8" = "0x12"
|
||||||
|
register "reg_afe_ctrl9" = "0x0f"
|
||||||
|
register "reg_prox_ctrl0" = "0x12"
|
||||||
|
register "reg_prox_ctrl1" = "0x12"
|
||||||
|
register "reg_prox_ctrl2" = "0x90"
|
||||||
|
register "reg_prox_ctrl3" = "0x60"
|
||||||
|
register "reg_prox_ctrl4" = "0x0c"
|
||||||
|
register "reg_prox_ctrl5" = "0x12"
|
||||||
|
register "reg_prox_ctrl6" = "0x3c"
|
||||||
|
register "reg_prox_ctrl7" = "0x58"
|
||||||
|
register "reg_adv_ctrl0" = "0x00"
|
||||||
|
register "reg_adv_ctrl1" = "0x00"
|
||||||
|
register "reg_adv_ctrl2" = "0x00"
|
||||||
|
register "reg_adv_ctrl3" = "0x00"
|
||||||
|
register "reg_adv_ctrl4" = "0x00"
|
||||||
|
register "reg_adv_ctrl5" = "0x05"
|
||||||
|
register "reg_adv_ctrl6" = "0x00"
|
||||||
|
register "reg_adv_ctrl7" = "0x00"
|
||||||
|
register "reg_adv_ctrl8" = "0x00"
|
||||||
|
register "reg_adv_ctrl9" = "0x00"
|
||||||
|
register "reg_adv_ctrl10" = "0x5c"
|
||||||
|
register "reg_adv_ctrl11" = "0x52"
|
||||||
|
register "reg_adv_ctrl12" = "0xb5"
|
||||||
|
register "reg_adv_ctrl13" = "0x00"
|
||||||
|
register "reg_adv_ctrl14" = "0x80"
|
||||||
|
register "reg_adv_ctrl15" = "0x0c"
|
||||||
|
register "reg_adv_ctrl16" = "0x38"
|
||||||
|
register "reg_adv_ctrl17" = "0x56"
|
||||||
|
register "reg_adv_ctrl18" = "0x33"
|
||||||
|
register "reg_adv_ctrl19" = "0xf0"
|
||||||
|
register "reg_adv_ctrl20" = "0xf0"
|
||||||
|
device i2c 28 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref i2c3 on
|
||||||
|
chip drivers/i2c/generic
|
||||||
|
register "hid" = ""RTL5682""
|
||||||
|
register "name" = ""RT58""
|
||||||
|
register "desc" = ""Headset Codec""
|
||||||
|
register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_A23)"
|
||||||
|
# Set the jd_src to RT5668_JD1 for jack detection
|
||||||
|
register "property_count" = "1"
|
||||||
|
register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER"
|
||||||
|
register "property_list[0].name" = ""realtek,jd-src""
|
||||||
|
register "property_list[0].integer" = "1"
|
||||||
|
device i2c 1a on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/alc1015
|
||||||
|
register "hid" = ""RTL1019""
|
||||||
|
register "sdb" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_A11)"
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
|
||||||
|
device ref i2c5 on
|
||||||
|
chip drivers/i2c/hid
|
||||||
|
register "generic.hid" = ""PNP0C50""
|
||||||
|
register "generic.desc" = ""PIXART Touchpad""
|
||||||
|
register "generic.irq" = "ACPI_IRQ_WAKE_LEVEL_LOW(GPP_F14_IRQ)"
|
||||||
|
register "generic.wake" = "GPE0_DW2_14"
|
||||||
|
register "generic.detect" = "1"
|
||||||
|
register "hid_desc_reg_offset" = "0x01"
|
||||||
|
device i2c 15 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pcie_rp4 on
|
||||||
|
# PCIe 4 WLAN
|
||||||
|
register "pch_pcie_rp[PCH_RP(4)]" = "{
|
||||||
|
.clk_src = 2,
|
||||||
|
.clk_req = 2,
|
||||||
|
.flags = PCIE_RP_LTR | PCIE_RP_AER,
|
||||||
|
}"
|
||||||
|
chip drivers/wifi/generic
|
||||||
|
register "wake" = "GPE0_DW1_03"
|
||||||
|
register "add_acpi_dma_property" = "true"
|
||||||
|
device pci 00.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pcie_rp7 on
|
||||||
|
# Enable SD Card PCIe 7 using clk 3
|
||||||
|
register "pch_pcie_rp[PCH_RP(7)]" = "{
|
||||||
|
.clk_src = 3,
|
||||||
|
.clk_req = 3,
|
||||||
|
.flags = PCIE_RP_HOTPLUG | PCIE_RP_LTR | PCIE_RP_AER,
|
||||||
|
}"
|
||||||
|
chip soc/intel/common/block/pcie/rtd3
|
||||||
|
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H13)"
|
||||||
|
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H12)"
|
||||||
|
register "srcclk_pin" = "3"
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pch_espi on
|
||||||
|
chip ec/google/chromeec
|
||||||
|
use conn0 as mux_conn[0]
|
||||||
|
use conn1 as mux_conn[1]
|
||||||
|
device pnp 0c09.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref pmc hidden
|
||||||
|
chip drivers/intel/pmc_mux
|
||||||
|
device generic 0 on
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
use usb2_port1 as usb2_port
|
||||||
|
use tcss_usb3_port1 as usb3_port
|
||||||
|
device generic 0 alias conn0 on end
|
||||||
|
end
|
||||||
|
chip drivers/intel/pmc_mux/conn
|
||||||
|
use usb2_port2 as usb2_port
|
||||||
|
use tcss_usb3_port2 as usb3_port
|
||||||
|
device generic 1 alias conn1 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref tcss_xhci on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref tcss_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
|
||||||
|
device ref tcss_usb3_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-C Port C1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(2, 1))"
|
||||||
|
device ref tcss_usb3_port2 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device ref xhci on
|
||||||
|
register "usb2_ports[4]" = "USB2_PORT_MID(OC_SKIP)" # USB2_A1
|
||||||
|
register "usb2_ports[6]" = "USB2_PORT_MID(OC_SKIP)" # WFC
|
||||||
|
register "usb2_ports[7]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for PCIe WLAN
|
||||||
|
register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth port for CNVi WLAN
|
||||||
|
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC_SKIP)" # USB3/3 Type A port A1
|
||||||
|
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
device ref xhci_root_hub on
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(LEFT, LEFT, ACPI_PLD_GROUP(1, 1))"
|
||||||
|
device ref usb2_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-C Port C1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_C(RIGHT, RIGHT, ACPI_PLD_GROUP(2, 1))"
|
||||||
|
device ref usb2_port2 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Port A0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(3, 1))"
|
||||||
|
device ref usb2_port3 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
|
||||||
|
device ref usb2_port4 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 WWAN""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port5 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 UFC""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port6 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 WFC""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb2_port7 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB2 Bluetooth""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
register "reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
|
||||||
|
device ref usb2_port8 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""CNVi Bluetooth""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
register "reset_gpio" =
|
||||||
|
"ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D4)"
|
||||||
|
device ref usb2_port10 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Port A0 (MLB)""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(LEFT, RIGHT, ACPI_PLD_GROUP(3, 1))"
|
||||||
|
device ref usb3_port1 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 Type-A Port A1 (DB)""
|
||||||
|
register "type" = "UPC_TYPE_USB3_A"
|
||||||
|
register "use_custom_pld" = "true"
|
||||||
|
register "custom_pld" = "ACPI_PLD_TYPE_A(RIGHT, LEFT, ACPI_PLD_GROUP(4, 1))"
|
||||||
|
device ref usb3_port2 on end
|
||||||
|
end
|
||||||
|
chip drivers/usb/acpi
|
||||||
|
register "desc" = ""USB3 WWAN""
|
||||||
|
register "type" = "UPC_TYPE_INTERNAL"
|
||||||
|
device ref usb3_port3 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
end
|
end
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue