GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/apollolake: Allow enable/disable of LPSS S0ix from devicetree 

Change-Id: Ib7aa1d1b32adcb541a155b8ba2ee011cb5bcf784
Signed-off-by: Saurabh Satija <saurabh.satija@intel.com>
Signed-off-by: Hannah Williams <hannah.williams@intel.com>
Reviewed-on: https://review.coreboot.org/15055
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
This commit is contained in:
Saurabh Satija 2016-05-03 15:15:31 -07:00 committed by Aaron Durbin
parent 5b6c5a500e
commit e46dbcc53a
2 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/soc/intel/apollolake/chip.c
View File

@ -332,6 +332,8 @@ void platform_fsp_silicon_init_params_cb(struct FSPS_UPD *silupd)
silconfig->IshEnable = cfg->integrated_sensor_hub_enable; silconfig->IshEnable = cfg->integrated_sensor_hub_enable;
silconfig->LPSS_S0ixEnable = cfg->lpss_s0ix_enable;
/* Disable setting of EISS bit in FSP. */ /* Disable setting of EISS bit in FSP. */
silconfig->SpiEiss = 0; silconfig->SpiEiss = 0;
} }

3
src/soc/intel/apollolake/chip.h
View File

@ -101,6 +101,9 @@ struct soc_intel_apollolake_config {
uint8_t gpe0_dw1; /* GPE0_63_32 STS/EN */ uint8_t gpe0_dw1; /* GPE0_63_32 STS/EN */
uint8_t gpe0_dw2; /* GPE0_95_64 STS/EN */ uint8_t gpe0_dw2; /* GPE0_95_64 STS/EN */
uint8_t gpe0_dw3; /* GPE0_127_96 STS/EN */ uint8_t gpe0_dw3; /* GPE0_127_96 STS/EN */
/* Configure LPSS S0ix Enable */
uint8_t lpss_s0ix_enable;
}; };
#endif /* _SOC_APOLLOLAKE_CHIP_H_ */ #endif /* _SOC_APOLLOLAKE_CHIP_H_ */