mainboard/google/reef: Enable audio clock and power gate
Removes S0ix blocker. Sets audio clock gate and power gate bits when audio not in use. Reduces power in S0. Change-Id: Id5c0adc2605480583dc90ee62a706dbfa4027c1b Signed-off-by: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri@intel.com> Reviewed-on: https://review.coreboot.org/16424 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
587f9cb6ce
commit
e52592078e
|
@ -38,6 +38,11 @@ chip soc/intel/apollolake
|
||||||
# Enable DPTF
|
# Enable DPTF
|
||||||
register "dptf_enable" = "1"
|
register "dptf_enable" = "1"
|
||||||
|
|
||||||
|
# Enable Audio Clock and Power gating
|
||||||
|
register "hdaudio_clk_gate_enable" = "1"
|
||||||
|
register "hdaudio_pwr_gate_enable" = "1"
|
||||||
|
register "hdaudio_bios_config_lockdown" = "1"
|
||||||
|
|
||||||
# GPE configuration
|
# GPE configuration
|
||||||
# Note that GPE events called out in ASL code rely on this
|
# Note that GPE events called out in ASL code rely on this
|
||||||
# route, i.e., if this route changes then the affected GPE
|
# route, i.e., if this route changes then the affected GPE
|
||||||
|
|
Loading…
Reference in New Issue