GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/mancomb: Enable mancomb variant 

BUG=b:182211161
TEST=builds

Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com>
Change-Id: I554e7193494a4bbf005aaf2fb4efd6ded383fe07
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51369
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Mathew King <mathewk@chromium.org>
This commit is contained in:
Eric Lai 2021-03-09 13:34:43 +08:00 committed by Martin Roth
parent b9204fc012
commit e6b3168ff1
3 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/mancomb/Kconfig
View File

@ -39,10 +39,18 @@ config AMD_FWM_POSITION_INDEX
help help
TODO: might need to be adapted for better placement of files in cbfs TODO: might need to be adapted for better placement of files in cbfs
config VARIANT_DIR
string
default "mancomb" if BOARD_GOOGLE_MANCOMB
config DEVICETREE config DEVICETREE
string string
default "variants/baseboard/devicetree.cb" default "variants/baseboard/devicetree.cb"
config OVERRIDE_DEVICETREE
string
default "variants/\$(CONFIG_VARIANT_DIR)/overridetree.cb"
config MAINBOARD_FAMILY config MAINBOARD_FAMILY
string string
default "Google_Mancomb" default "Google_Mancomb"

3
src/mainboard/google/mancomb/Makefile.inc
View File

@ -6,4 +6,7 @@ ramstage-y += mainboard.c
ramstage-$(CONFIG_CHROMEOS) += chromeos.c ramstage-$(CONFIG_CHROMEOS) += chromeos.c
subdirs-y += variants/baseboard subdirs-y += variants/baseboard
subdirs-y += variants/$(VARIANT_DIR)
CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/variants/baseboard/include CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/variants/baseboard/include
CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/variants/$(VARIANT_DIR)/include

4
src/mainboard/google/mancomb/variants/mancomb/overridetree.cb Normal file
View File

@ -0,0 +1,4 @@
chip soc/amd/cezanne
device domain 0 on
end # domain
end # chip soc/amd/cezanne