soc/intel/tgl: Add PCR_PSF3_T0_SHDW_PMC_REG_BASE for PCH-H
Change-Id: Id5b0cfeed35d1be0dc6ca03cb0c7a2fca4277676 Signed-off-by: Jeremy Soller <jeremy@system76.com> Signed-off-by: Tim Crawford <tcrawford@system76.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56950 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
bc071feec1
commit
e7aa4541d4
|
@ -28,7 +28,11 @@
|
||||||
#include <soc/pcr_ids.h>
|
#include <soc/pcr_ids.h>
|
||||||
#include <soc/pm.h>
|
#include <soc/pm.h>
|
||||||
|
|
||||||
|
#if CONFIG(SOC_INTEL_TIGERLAKE_PCH_H)
|
||||||
|
#define PCR_PSF3_TO_SHDW_PMC_REG_BASE 0x1000
|
||||||
|
#else
|
||||||
#define PCR_PSF3_TO_SHDW_PMC_REG_BASE 0x1100
|
#define PCR_PSF3_TO_SHDW_PMC_REG_BASE 0x1100
|
||||||
|
#endif
|
||||||
#define PCR_PSFX_TO_SHDW_BAR0 0
|
#define PCR_PSFX_TO_SHDW_BAR0 0
|
||||||
#define PCR_PSFX_TO_SHDW_BAR1 0x4
|
#define PCR_PSFX_TO_SHDW_BAR1 0x4
|
||||||
#define PCR_PSFX_TO_SHDW_BAR2 0x8
|
#define PCR_PSFX_TO_SHDW_BAR2 0x8
|
||||||
|
|
Loading…
Reference in New Issue