soc/intel/skylake: Remove redundant PM emulation timer macros
This patch removes duplicate pm timer emulation macros from soc directory and makes use from common code msr.h Change-Id: I6ec347e7464f785862e855817ec8308e3d207bb1 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/31610 Reviewed-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
3361120bc8
commit
e87bdbba29
|
@ -20,10 +20,6 @@
|
||||||
#include <intelblocks/msr.h>
|
#include <intelblocks/msr.h>
|
||||||
|
|
||||||
#define MSR_PIC_MSG_CONTROL 0x2e
|
#define MSR_PIC_MSG_CONTROL 0x2e
|
||||||
#define MSR_EMULATE_PM_TIMER 0x121
|
|
||||||
#define EMULATE_PM_TMR_EN (1 << 16)
|
|
||||||
#define EMULATE_DELAY_OFFSET_VALUE 20
|
|
||||||
#define EMULATE_DELAY_VALUE 0x13
|
|
||||||
#define MSR_LT_LOCK_MEMORY 0x2e7
|
#define MSR_LT_LOCK_MEMORY 0x2e7
|
||||||
#define MSR_UNCORE_PRMRR_PHYS_BASE 0x2f4
|
#define MSR_UNCORE_PRMRR_PHYS_BASE 0x2f4
|
||||||
#define MSR_UNCORE_PRMRR_PHYS_MASK 0x2f5
|
#define MSR_UNCORE_PRMRR_PHYS_MASK 0x2f5
|
||||||
|
|
Loading…
Reference in New Issue