GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/intel/adlrvp: Configure Camera related GPIO as per schematics 

Configure RST and PWR_EN signals for both WFC and UFC

Signed-off-by: Varshit Pandya <varshit.b.pandya@intel.com>
Change-Id: Ie416da373756b1c73472b8572f87930965a3d6ec
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47496
Reviewed-by: V Sowmya <v.sowmya@intel.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Varshit Pandya 2020-11-12 13:13:05 +05:30 committed by Subrata Banik
parent 1ce5f5827d
commit e9695f0d70
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/mainboard/intel/adlrvp/gpio.c
View File

@ -26,8 +26,6 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_GPO(GPP_B2, 1, PLTRST), PAD_CFG_GPO(GPP_B2, 1, PLTRST),
/* M.2 SSD_2 Reset */ /* M.2 SSD_2 Reset */
PAD_CFG_GPO(GPP_H0, 1, PLTRST), PAD_CFG_GPO(GPP_H0, 1, PLTRST),
/* CAM1-IRQ */
PAD_CFG_GPO(GPP_B23, 1, PLTRST),
/* CAM_STROBE */ /* CAM_STROBE */
PAD_CFG_GPO(GPP_B18, 0, PLTRST), PAD_CFG_GPO(GPP_B18, 0, PLTRST),
/* Audio Codec INT N */ /* Audio Codec INT N */
@ -77,6 +75,14 @@ static const struct pad_config gpio_table[] = {
/* SRCCLK_OEB6 */ /* SRCCLK_OEB6 */
PAD_CFG_GPO(GPP_E5, 0, PLTRST), PAD_CFG_GPO(GPP_E5, 0, PLTRST),
/* CAM1_RST */
PAD_CFG_GPO(GPP_R5, 1, PLTRST),
/* CAM2_RST */
PAD_CFG_GPO(GPP_E15, 1, PLTRST),
/* CAM1_PWR_EN */
PAD_CFG_GPO(GPP_B23, 1, PLTRST),
/* CAM2_PWR_EN */
PAD_CFG_GPO(GPP_E16, 1, PLTRST),
/* M.2_SSD_PDET_R */ /* M.2_SSD_PDET_R */
PAD_CFG_NF(GPP_A12, NONE, DEEP, NF1), PAD_CFG_NF(GPP_A12, NONE, DEEP, NF1),
/* THC0 SPI1 CLK */ /* THC0 SPI1 CLK */
@ -186,15 +192,6 @@ static const struct pad_config gpio_table[] = {
/* I2S0_RXD */ /* I2S0_RXD */
PAD_CFG_NF(GPP_R3, NONE, DEEP, NF2), PAD_CFG_NF(GPP_R3, NONE, DEEP, NF2),
/* I2S1_SCLK */
PAD_CFG_NF(GPP_A23, NONE, DEEP, NF1),
/* I2S1_SFRM */
PAD_CFG_NF(GPP_R5, NONE, DEEP, NF2),
/* I2S1_TXD */
PAD_CFG_NF(GPP_R6, NONE, DEEP, NF2),
/* I2S1_RXD */
PAD_CFG_NF(GPP_R7, NONE, DEEP, NF2),
/* I2S2_SCLK */ /* I2S2_SCLK */
PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1), PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),
/* I2S2_SFRM */ /* I2S2_SFRM */