From ea66f8280b5378fe70beb0dfdf84a040aa2dda0b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Micha=C5=82=20=C5=BBygowski?= <michal.zygowski@3mdeb.com>
Date: Tue, 17 May 2022 11:02:06 +0200
Subject: [PATCH] drivers/crb: Generate TPM PPI ACPI code
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

The TPM PPI code was only generated for memory mapped non-CRB TPMs.
There is no reason why CRB TPM should not have the PPI, e.g. PTT.
Call the relevant method to add the PPI to SSDT.

Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Change-Id: I3d3f08ea686c95ef75ae8fe7a5dcf16f7492ce68
Reviewed-on: https://review.coreboot.org/c/coreboot/+/64422
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Sean Rhodes <sean@starlabs.systems>
---
 src/drivers/crb/tis.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/src/drivers/crb/tis.c b/src/drivers/crb/tis.c
index 800d1457f4..95b0656d96 100644
--- a/src/drivers/crb/tis.c
+++ b/src/drivers/crb/tis.c
@@ -5,6 +5,7 @@
 #include <acpi/acpigen.h>
 #include <device/device.h>
 #include <drivers/intel/ptt/ptt.h>
+#include <drivers/tpm/tpm_ppi.h>
 
 #include "tpm.h"
 #include "chip.h"
@@ -115,6 +116,9 @@ static void crb_tpm_fill_ssdt(const struct device *dev)
 
 	acpigen_write_resourcetemplate_footer();
 
+	if (!CONFIG(CHROMEOS) && CONFIG(TPM_PPI))
+		tpm_ppi_acpi_fill_ssdt(dev);
+
 	acpigen_pop_len(); /* Device */
 }