GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

baytrail: remove gfx read_resources() work around 

Before the special PUNIT settings the GFX pci device
had the same device id as the transaction router. This
required a special case in the transaction router's
driver to do the proper thing for read_resources().
However, that requirement is no longer needed as the
PUNIT special message is now being done. Therefore,
remove the work around.

BUG=None
BRANCH=None
TEST=Built and looked at resource allocation logs to confirm
     work around is no longer needed.

Change-Id: I90b155cb5560ca3291f146c2f586456e5529f6b2
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/174652
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/4902
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Aaron Durbin 2013-10-25 09:12:45 -05:00 committed by Aaron Durbin
parent 315bb30cd7
commit eb2eedf6f7
1 changed files with 1 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/soc/intel/baytrail/northcluster.c
View File

@ -64,7 +64,7 @@
*/
#define RES_IN_KiB(r) ((r) >> 10)
static void soc_trans_router_read_resources(device_t dev)
static void nc_read_resources(device_t dev)
{
unsigned long mmconf;
unsigned long bmbound;
@ -119,18 +119,6 @@ static void soc_trans_router_read_resources(device_t dev)
bmbound_hi - four_gig_kib);
}
static void nc_read_resources(device_t dev)
{
/* For some reason the graphics pci device (0, 2, 0) and the SoC
* transaction router are coming up with the same device id. */
if (dev_find_slot(0, PCI_DEVFN(SOC_DEV, SOC_FUNC)) == dev)
return soc_trans_router_read_resources(dev);
else
/* Read standard PCI resources. */
pci_dev_read_resources(dev);
}
static struct device_operations nc_ops = {
.read_resources = nc_read_resources,
.set_resources = NULL,