soc/amd/glinda: Use common fsp-s preloader

Use the common preloader for fsp-s

Signed-off-by: Fred Reitberger <reitbergerfred@gmail.com>
Change-Id: I32f8ca02c4de9e882f207c2dd2378b6b44dc61ff
Reviewed-on: https://review.coreboot.org/c/coreboot/+/71848
Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Fred Reitberger 2023-01-11 15:12:21 -05:00
parent 010c408044
commit eb59493a06
3 changed files with 1 additions and 14 deletions

View File

@ -72,6 +72,7 @@ config SOC_AMD_GLINDA
select SOC_AMD_COMMON_FSP_CCX_CPPC_HOB # TODO: Check if this is still correct select SOC_AMD_COMMON_FSP_CCX_CPPC_HOB # TODO: Check if this is still correct
select SOC_AMD_COMMON_FSP_DMI_TABLES # TODO: Check if this is still correct select SOC_AMD_COMMON_FSP_DMI_TABLES # TODO: Check if this is still correct
select SOC_AMD_COMMON_FSP_PCI # TODO: Check if this is still correct select SOC_AMD_COMMON_FSP_PCI # TODO: Check if this is still correct
select SOC_AMD_COMMON_FSP_PRELOAD_FSPS
select SSE2 select SSE2
select UDK_2017_BINDING select UDK_2017_BINDING
select USE_DDR5 select USE_DDR5

View File

@ -40,7 +40,6 @@ ramstage-y += fsp_s_params.c
ramstage-y += gpio.c ramstage-y += gpio.c
ramstage-y += i2c.c ramstage-y += i2c.c
ramstage-y += mca.c ramstage-y += mca.c
ramstage-y += preload.c
ramstage-y += reset.c ramstage-y += reset.c
ramstage-y += root_complex.c ramstage-y += root_complex.c
ramstage-y += uart.c ramstage-y += uart.c

View File

@ -1,13 +0,0 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* TODO: Move to common? */
#include <bootstate.h>
#include <fsp/api.h>
static void start_fsps_preload(void *unused)
{
preload_fsps();
}
BOOT_STATE_INIT_ENTRY(BS_PRE_DEVICE, BS_ON_ENTRY, start_fsps_preload, NULL);